W25Q32BVSSIG Winbond Electronics, W25Q32BVSSIG Datasheet - Page 43

IC SPI FLASH 32MBIT 8SOIC

W25Q32BVSSIG

Manufacturer Part Number
W25Q32BVSSIG
Description
IC SPI FLASH 32MBIT 8SOIC
Manufacturer
Winbond Electronics
Datasheet

Specifications of W25Q32BVSSIG

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
32M (4M x 8)
Speed
104MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W25Q32BVSSIG
Quantity:
5 530
Part Number:
W25Q32BVSSIG
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W25Q32BVSSIG
Quantity:
6 250
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
9 310
Part Number:
W25Q32BVSSIG
Manufacturer:
Winbond
Quantity:
6 600
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
8 000
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W25Q32BVSSIG
Quantity:
34
Company:
Part Number:
W25Q32BVSSIG
Quantity:
10 000
Company:
Part Number:
W25Q32BVSSIG
Quantity:
49
7.2.23 Sector Erase (20h)
The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all
1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “20h” followed a 24-bit sector address (A23-A0) (see Figure 2). The
Sector Erase instruction sequence is shown in Figure 21.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the
Sector Erase instruction will not be executed. After /CS is driven high, the self-timed Sector Erase
instruction will commence for a time duration of t
cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of
the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is
finished and the device is ready to accept other instructions again. After the Sector Erase cycle has
finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase
instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB,
BP2, BP1, and BP0) bits (see Status Register Memory Protection table).
(IO
(IO
CLK
/CS
DO
DI
0
1
)
)
Mode 3
Mode 0
*
= MSB
0
Figure 21. Sector Erase Instruction Sequence Diagram
1
Instruction (20h)
2
3
4
High Impedance
- 43 -
5
SE
6
(See AC Characteristics). While the Sector Erase
7
23
*
8
22
24-Bit Address
9
Publication Release Date: April 01, 2011
2
29
1
30
0
31
W25Q32BV
Mode 3
Mode 0
Revision F

Related parts for W25Q32BVSSIG