MT46H16M32LFCX-6:B Micron Technology Inc, MT46H16M32LFCX-6:B Datasheet - Page 72
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT46H16M32LFCX-6:B
Manufacturer Part Number
MT46H16M32LFCX-6:B
Description
IC DDR SDRAM 512MBIT 90VFBGA
Manufacturer
Micron Technology Inc
Datasheet
1.MT46H16M32LFCX-5B.pdf
(98 pages)
Specifications of MT46H16M32LFCX-6:B
Format - Memory
RAM
Memory Type
Mobile DDR SDRAM
Memory Size
512M (16M x 32)
Speed
166MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
0°C ~ 70°C
Package / Case
90-VFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT46H16M32LFCX-6:B
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
MT46H16M32LFCX-6:B TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Figure 33: Data Input Timing
PDF: 09005aef82d5d305
512mb_ddr_mobile_sdram_t47m.pdf – Rev. I 12/09 EN
Notes:
Data for any WRITE burst can be truncated by a subsequent PRECHARGE command, as
shown in Figure 43 (page 81) and Figure 44 (page 82). Note that only the data-in
pairs that are registered prior to the
any subsequent data-in should be masked with DM, as shown in Figure 43 (page 81)
and Figure 44 (page 82). After the PRECHARGE command, a subsequent command to
the same bank cannot be issued until
DQS
DM
CK#
DQ
CK
1. WRITE command issued at T0.
2.
3.
4. For x16, LDQS controls the lower byte; UDQS controls the upper byte. For x32, DQS0 con-
5. For x16, LDM controls the lower byte; UDM controls the upper byte. For x32, DM0 con-
4
5
t
t
trols DQ[7:0], DQS1 controls DQ[15:8], DQS2 controls DQ[23:16], and DQS3 controls
DQ[31:24].
trols DQ[7:0], DM1 controls DQ[15:8], DM2 controls DQ[23:16], and DM3 controls
DQ[31:24].
DSH (MIN) generally occurs during
DSS (MIN) generally occurs during
t
WPRES
T0
t
1
DQSS
t DS
T1
D
IN
t
WPRE
t
DSH
t DH
72
T1n
2
t
Transitioning Data
t
DQSL
DSS
512Mb: x16, x32 Mobile LPDDR SDRAM
t
WR period are written to the internal array, and
3
t
T2
t
RP is met.
t
DQSS (MAX).
DQSS (MIN).
Micron Technology, Inc. reserves the right to change products or specifications without notice.
t
t
DQSH
DSH
T2n
2
t
t
WPST
DSS
3
T3
Don’t Care
© 2004 Micron Technology, Inc. All rights reserved.
WRITE Operation