MT48LC8M16A2P-75:G Micron Technology Inc, MT48LC8M16A2P-75:G Datasheet - Page 53

• Manufacturer Part Number: MT48LC8M16A2P-75:G
• Description: IC SDRAM 128MBIT 133MHZ 54TSOP
• Manufacturer: Micron Technology Inc
• Type: SDRAMr

Specifications of MT48LC8M16A2P-75:G

• Memory Type: SDRAM
• Format - Memory: RAM
• Memory Size: 128M (8Mx16)
• Speed: 133MHz
• Interface: Parallel
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 54-TSOP II
• Memory Configuration: 16M X 8
• Access Time: 5.4ns
• Page Size: 128Mbit
• Memory Case Style: TSOP
• No. Of Pins: 54
• Operating Temperature Range: 0°C To +70°C
• Organization: 8Mx16
• Density: 128Mb
• Address Bus: 14b
• Access Time (max): 6/5.4ns
• Maximum Clock Rate: 133MHz
• Operating Supply Voltage (typ): 3.3V
• Package Type: TSOP-II
• Operating Temp Range: 0C to 70C
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3V
• Supply Current: 150mA
• Pin Count: 54
• Mounting: Surface Mount
• Operating Temperature Classification: Commercial
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Compliant, Lead free / RoHS Compliant

Figure 38:
PDF: 09005aef80725c0b/Source: 09005aef806fc13c
64MSDRAM_2.fm - Rev. M 10/07 EN
DQML, DQMH
COMMAND
A0–A9, A11
DQM /
BA0, BA1
Auto Refresh Mode
CLK
CKE
A10
DQ
High-Z
Notes:
Precharge all
active banks
t CKS
t CMS
t AS
SINGLE BANK
ALL BANKS
BANK(S)
PRECHARGE
T0
t AH
t CKH
t CMH
t CK
1. Each AUTO REFRESH command performs a refresh cycle. Back-to-back commands are not
required.
t RP
T1
NOP
T2
REFRESH
AUTO
t CH
t RFC 1
53
NOP
(
(
(
(
(
(
(
)
(
)
(
)
(
)
)
)
)
)
)
(
(
(
)
(
)
(
)
(
(
(
(
)
(
(
)
)
)
)
(
(
)
(
)
(
)
(
)
)
)
(
(
)
)
)
(
(
)
(
)
)
(
)
)
)
NOP
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t CL
Tn + 1
REFRESH
AUTO
t RFC 1
NOP
64Mb: x4, x8, x16 SDRAM
(
(
(
(
)
(
(
(
(
(
)
(
)
(
)
)
)
(
)
)
)
)
)
(
(
)
(
(
(
(
)
(
)
(
(
(
(
)
(
)
(
)
)
)
)
(
)
)
)
)
)
(
)
(
)
)
NOP
©2000 Micron Technology, Inc. All rights reserved.
Timing Diagrams
To + 1
ACTIVE
ROW
ROW
BANK
DON’T CARE