ADP5062CP-EVALZ Analog Devices, ADP5062CP-EVALZ Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADP5062CP-EVALZ
Manufacturer Part Number
ADP5062CP-EVALZ
Description
Power Management IC Development Tools ADP5062 Evaluation board
Manufacturer
Analog Devices
Type
Linear Regulators - Standardr
Series
ADP5062r
Datasheet
1.ADP5062CP-EVALZ.pdf
(44 pages)
Specifications of ADP5062CP-EVALZ
Rohs
yes
Product
Evaluation Boards
Tool Is For Evaluation Of
ADP5062
Input Voltage
4 V to 6.7 V
Description/function
Battery charger (isolated flyback)
Interface Type
I2C
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Output Current
2.1 A
Factory Pack Quantity
1
For Use With
ADP5062
Data Sheet
Bit No.
[4:3]
[2:0]
Table 24. Timer Settings, Register Address 0x06
Bit No.
[7:6]
5
4
3
2
1
0
Table 25. Functional Settings 1, Register Address 0x07
Bit No.
7
6
5
4
3
Bit Name
VTRK_DEAD[1:0]
VWEAK[2:0]
Bit Name
Not used
EN_TEND
EN_CHG_TIMER
CHG_TMR_PERIOD
EN_WD
WD_PERIOD
RESET_WD
Bit Name
Not used
DIS_IC1
EN_BMON
EN_THR
DIS_LDO
Access
R/W
R/W
Access
R/W
R/W
R/W
R/W
R/W
W
Access
R/W
R/W
R/W
R/W
Default
01 = 2.5 V
011 = 3.0 V
Default
1
1
1
0
0
0
Default
0
0
0
0
Rev. 0 | Page 31 of 44
Description
Trickle to fast charge dead battery voltage programming bus. The
values of the trickle to fast charge threshold can be programmed to
the following values:
00 = 2.0 V.
01 = 2.5 V.
10 = 2.6 V.
11 = 2.9 V.
Weak battery voltage rising threshold.
000 = 2.7 V.
001 = 2.8 V.
010 = 2.9 V.
011 = 3.0 V.
100 = 3.1 V.
101 = 3.2 V.
110 = 3.3 V.
111 = 3.4 V.
Description
0 = charge complete timer, t
remains on.
1 = charge complete timer enabled.
0 = trickle/fast charge timer disabled.
1 = trickle/fast charge timer enabled.
Trickle and fast charge timer period.
0 = 30 sec trickle charge timer and 300 minute fast charge timer.
1 = 60 sec trickle charge timer and 600 minute fast charge timer.
0 = watchdog timer is disabled even when BAT_SNS exceeds V
1 = watchdog timer safety timer is enabled.
Watchdog safety timer period.
0 = 32 sec watchdog timer and 40 minute safety timer.
1 = 64 sec watchdog timer and 40 minute safety timer.
When RESET_WD is set to logic high by I
timer is reset.
Description
0 = normal operation.
1 = the
0 = when V
disabled. When V
regardless of the EN_BMON state.
1 = the battery monitor is enabled even when the voltage at the
VINx pins is below V
0 = when V
disabled. When V
enabled regardless of the EN_THR state.
1 = THR current source is enabled even when the voltage at the
VINx pins is below V
0 = LDO is enabled.
1 = LDO is off. In addition, if EN_CHG = low, the battery isolation
FET is on. If EN_CHG = high, the battery isolation FET is off.
ADP5062
VINx
VINx
< V
< V
VINx
VINx
is disabled; V
VIN_OK_RISE
VIN_OK_RISE
= 4.0 V to 6.7 V, the battery monitor is enabled
VIN_OK
VIN_OK_RISE
= 4.0 V to 6.7 V, the THR current source is
.
or V
or V
END
or V
VINx
VIN_OK_FALL
VIN_OK_FALL
, disabled. A 31 ms deglitch timer
VIN_OK_FALL
must be V
, the battery monitor is
, the THR current source is
2
.
C, the watchdog safety
ISO_Bx
< V
VINx
ADP5062
< 5.5 V.
WEAK
.