W7100A-64QFN WIZnet, W7100A-64QFN Datasheet - Page 40
W7100A-64QFN
Manufacturer Part Number
W7100A-64QFN
Description
8-bit Microcontrollers - MCU 8051 CORE+HARDWIRED TCP/IP+MAC+PHY
Manufacturer
WIZnet
Datasheet
1.W7100A.pdf
(156 pages)
Specifications of W7100A-64QFN
Rohs
yes
Interface Type
UART
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
W7100A-64QFN
Manufacturer:
WIZNET
Quantity:
1 400
- Current page: 40 of 156
- Download datasheet (3Mb)
© Copyright 2011 WIZnet Co., Inc. All rights reserved.
WCONF(0xFF): W7100A configuration register
Note:
Note: CLK_CNT is 32bit SFR, reset value is 0, increase its value at every core clock. T
CLKCNT0(0xDC): W7100A core clock count register bit0 ~ 7.
ex> usage of mode selection using MODE2 ~ 0
7
RB
Bit7
PHYCONF |= 0x08;
PHYCONF &= 0xF8; //
PHYCONF |= 0x20;
Delay();
PHYCONF &= ~(0x20);
7
PHY_PWDN: 1- Power down mode: turn off the embedded Ethernet PHY to save
MODE_EN : 1 – Configure W7100A operation mode using the MODE2 ~ 0 bit / 0 – d
MODE2 ~ 0: Please refer to the section 1.4.2 ‘Pin Description’ PM2 ~ 0 pin settin
ISPEN
EM[2:0]
FB
BE
RB
-
6
ISPEN
Bit6
6
// Delay for reset timing(refer to the section 10 ‘Electrical Specification’)
Memory Access’.
ng this bit, set this bit ‘1’ first, then manually clear to ‘0’ after the
reset time. About the reset time please refer to the section 10 ‘Elec
trical Specification’.
power consumption
on’t use MODE2 ~ 0 bit.
and MODE2 ~ 0 bits to configure the operation mode of W7100A
g value, MODE2 ~ 0 bit are same as PM2 ~ 0 pin.
: Reserved, must be set to ‘0’
: 0 – No Reboot / 1 – Reboot after the ISP done (APP Entry(0xFFF7 ~
0xFFFF) RD/WR Enable)
: 0 – Enable ISP in Boot built in W7100A / 1 – Disable
: External memory mode, please refer to the section 2.3 ‘External Data
: FLASH Busy Flag for ISP. Read only.
: Boot Enable (1 – Boot Running / 0 – Apps Running). Read only.
0 – Normal operation mode.
5
EM2
Bit5
// MODE_EN bit enable
// Set the PHY_RSTn bit (reset bit)
Figure 2.31 W7100A Configuration Register
5
// Clear the PHY_RSTn bit
Figure 2.32 Core clock count register
MODE2 ~ 0 value is 0 (normal mode); Auto configuration mode
4
EM1
Bit4
4
CLK_CNT0 (0xDC)
3
EM0
WCONF (0xFF)
Bit3
In the QFN 64pin package, must use this bit
3
2
Reserved
Bit2
2
1
FB
Bit1
1
0
BE
Ver. 1.12
Bit0
0
Reset
0x00
Reset
0x00
40
Related parts for W7100A-64QFN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
8-bit Microcontrollers - MCU 8051 CORE+HARDWIRED TCP/IP+MAC+PHY
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
ARM Microcontrollers - MCU ARM32bit Cortex M3 hdwrd TCP/IP,MAC,PHY
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
WiFi / 802.11 Modules 802.11B/G WIFI MOD
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
WiFi / 802.11 Modules 802.11B WIFI MOD LOW POWER
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
WiFi / 802.11 Modules 802.11b/g/n WiFi Module
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
WiFi / 802.11 Modules 802.11B WIFI MOD LW PWR W/EXT PWR AMP
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
WiFi / 802.11 Modules 802.11B/G/N WIFI MOD
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
WiFi / 802.11 Modules 802.11b/g/n WiFi Module
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
Ethernet ICs 3-IN-1 ENET CONTR TCP/IP+MAC+PHY
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
Ethernet ICs 3-IN-1 ENET CONTR TCP/IP+MAC+PHY
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
Ethernet ICs ENET CONTR TCP/IP+MAC
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
Ethernet Modules BOARD TYPE SERIAL-ENET MOD
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
Ethernet Modules W5200 & MAG JACK ioPLATFORM MODULE
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
Ethernet Modules W5100+MAG JACK
Manufacturer:
WIZnet
Datasheet:
Part Number:
Description:
Ethernet Modules W5100+MAG JACK
Manufacturer:
WIZnet
Datasheet: