LFX125EB-05FH516C Lattice, LFX125EB-05FH516C Datasheet - Page 51
LFX125EB-05FH516C
Manufacturer Part Number
LFX125EB-05FH516C
Description
FPGA - Field Programmable Gate Array Use LFX125EB-05F516C
Manufacturer
Lattice
Datasheet
1.LFX125EB-04F256C.pdf
(115 pages)
Specifications of LFX125EB-05FH516C
Number Of Gates
139 K
Number Of Logic Blocks
1936
Number Of I/os
22
Operating Supply Voltage
2.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
FPBGA-516
Minimum Operating Temperature
0 C
Factory Pack Quantity
135
- Current page: 51 of 115
- Download datasheet (515Kb)
Lattice Semiconductor
ispXPGA Family Data Sheet
sysHSI Block Timing
Figure 24 provides a graphical representation of the SERDES receiver input requirements. It provides guidance on
a number of input parameters, including signal amplitude and rise time limits, noise and jitter limits, and P and N
input skew tolerance.
Figure 24. Receive Data Eye Diagram Template (Differential)
Bit Time
V
THD
200 mV Differential
+/- 100 mV Single Ended
jt
eo
jt
TH
SIN
TH
jt
: Optimum Threshold Crossing Jitter
TH
The data pattern eye opening at the receive end of a link is considered the ultimate measure of received signal
quality. Almost all detrimental characteristics of a transmit signal and the interconnection link design result in eye
closure. This combined with the eye-opening limitations of the line receiver can provide a good indication of a link’s
ability to transfer error-free data.
Signal jitter is of special interest to system designers. It is often the primary limiting characteristic of long digital
links and of systems with high noise level environments. An interesting characteristic of the clock and data recovery
(CDR) portion of the ispXPGA SERDES receiver is its ability to filter incoming signal jitter that is below the clock
recovery PLL bandwidth. For signals with high levels of low frequency jitter, the receiver can detect incoming data
error free, with eye openings significantly less than that shown in Figure 24.
51
Related parts for LFX125EB-05FH516C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array Use LFX125EB-04F516C
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array Use LFX125EB-03F516C
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array E-Ser139K Gt ispJTAG 2.5/3.3V -3 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array E-Ser139K Gt ispJTAG 2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K Gates, 160 I/O 2.5/3.3V, -4 speed
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array E-Ser139K Gt ispJTA G 2.5/3.3V -3 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array E-Ser139K Gt ispJTA G 2.5/3.3V -5 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array E-Ser139K Gt ispJTA G 2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K 176 I/O ispJTAG
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K 176 I/O ispJTAG
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K 176 I/O ispJTAG
Manufacturer:
Lattice
Part Number:
Description:
FPGA ispXPGA® Family 139K Gates 1936 Cells EECMOS Technology 2.5V/3.3V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 139K GATES 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array Use LFX125EB-04F516I
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array Use LFX125EB-03F516I
Manufacturer:
Lattice
Datasheet: