MAX1415EWE-T Maxim Integrated, MAX1415EWE-T Datasheet
![no-image](/images/no-image-200.jpg)
MAX1415EWE-T
Specifications of MAX1415EWE-T
Related parts for MAX1415EWE-T
MAX1415EWE-T Summary of contents
Page 1
... SPI™-/QSPI™-/MICROWIRE™-Compatible 3-Wire Serial Interface ♦ Pin Compatible with MX7705/AD7705 ♦ 16-Pin PDIP, SO, and TSSOP Packages PART MAX1415ENE* MAX1415EWE* -45°C to +85°C 16 Wide SO MAX1415EUE MAX1415AENE* -45°C to +85°C 16 PDIP MAX1415AEWE* -45°C to +85°C 16 Wide SO MAX1415AEUE* -45°C to +85°C 16 TSSOP MAX1415CNE* ...
Page 2
Low-Power, 2-Channel, Sigma-Delta ADCs ABSOLUTE MAXIMUM RATINGS V to GND ..............................................................-0.3V to +6V DD All Other Pins to GND.................................-0. Maximum Current Input into Any Pin ..................................50mA Continuous Power Dissipation (T = +70°C) A 16-Pin PDIP (derate 10.5mW/°C ...
Page 3
ELECTRICAL CHARACTERISTICS—MAX1415 (continued 3V, GND = 1.225V REF+ GND = 0.1µ unless otherwise noted.) A MIN MAX PARAMETER SYMBOL AIN Input Capacitance AIN Input Sampling Rate Input ...
Page 4
Low-Power, 2-Channel, Sigma-Delta ADCs ELECTRICAL CHARACTERISTICS—MAX1415 (continued 3V, GND = 1.225V REF+ GND = 0.1µ unless otherwise noted.) A MIN MAX PARAMETER SYMBOL Output-Voltage High Tri-State ...
Page 5
ELECTRICAL CHARACTERISTICS—MAX1415 (continued 3V, GND = 1.225V REF+ GND = 0.1µ unless otherwise noted.) A MIN MAX PARAMETER SYMBOL Typical Conversion-Time ∆t Variation TIMING CHARACTERISTICS—MAX1415 (Note 16) ...
Page 6
Low-Power, 2-Channel, Sigma-Delta ADCs ELECTRICAL CHARACTERISTICS—MAX1416 (continued 5V, GND = 2.5V REF+ REF- 0.1µ unless otherwise noted.) A MIN MAX PARAMETER SYMBOL Positive Full-Scale Error Full-Scale ...
Page 7
ELECTRICAL CHARACTERISTICS—MAX1416 (continued 5V, GND = 2.5V REF+ REF- 0.1µ unless otherwise noted.) A MIN MAX PARAMETER SYMBOL EXTERNAL REFERENCE (REF+, REF-) REF Differential Input Range REF ...
Page 8
Low-Power, 2-Channel, Sigma-Delta ADCs ELECTRICAL CHARACTERISTICS—MAX1416 (continued 5V, GND = 2.5V REF+ REF- 0.1µ unless otherwise noted.) A MIN MAX PARAMETER SYMBOL Power-Supply Current (Note 12) ...
Page 9
TIMING CHARACTERISTICS—MAX1416 (continued) (Note 16) (Figures 8, 9) PARAMETER SYMBOL DIN to SCLK Setup Time DIN to SCLK Hold Time Note 1: These errors are in the order of the conversion noise shown in Tables 1 and 3. This applies ...
Page 10
Low-Power, 2-Channel, Sigma-Delta ADCs Table 1. MAX1415—Output RMS Noise vs. Gain and Output Data Rate (3V) FILTER FIRST NOTCH -3dB FREQUENCY AND OUTPUT DATA (Hz) RATE (Hz) BUFFERED (f = 1MHz) CLKIN 20 5.24 25 6.55 100 26.2 200 ...
Page 11
Table 2. MAX1415—Peak-to-Peak Resolution vs. Gain and Output Data Rate (3V) FILTER FIRST NOTCH AND OUTPUT DATA -3dB FREQUENCY RATE (Hz) (Hz) BUFFERED (f = 1MHz) CLKIN 20 5.24 25 6.55 100 26.2 200 52.4 UNBUFFERED (f = 1MHz) CLKIN ...
Page 12
Low-Power, 2-Channel, Sigma-Delta ADCs Table 3. MAX1416—Output RMS Noise vs. Gain and Output Data Rate (5V) FILTER FIRST NOTCH -3dB FREQUENCY AND OUTPUT DATA (Hz) RATE (Hz) BUFFERED (f = 1MHz) CLKIN 20 5.24 25 6.55 100 26.2 200 ...
Page 13
Table 4. MAX1416—Peak-to-Peak Resolution vs. Gain and Output Data Rate (5V) FILTER FIRST NOTCH -3dB FREQUENCY AND OUTPUT DATA (Hz) RATE (Hz) BUFFERED (f = 1MHz) CLKIN 20 5.24 25 6.55 100 26.2 200 52.4 UNBUFFERED (f = 1MHz) CLKIN ...
Page 14
Low-Power, 2-Channel, Sigma-Delta ADCs (MAX1415 5V 2.5V REF+ REF GND +25°C, unless otherwise noted.) REF- A TYPICAL OUTPUT NOISE (MAX1416, BUFFERED MODE) 32776 V = 5V, GAIN = 128 ...
Page 15
2.5V REF+ REF GND +25°C, unless otherwise noted.) REF- A SUPPLY CURRENT vs. SUPPLY VOLTAGE (MAX1415) 0.6 A 0 0.3 E 0.2 2.70 2.85 ...
Page 16
Low-Power, 2-Channel, Sigma-Delta ADCs (MAX1415 5V 2.5V REF+ REF GND +25°C, unless otherwise noted.) REF- A SUPPLY CURRENT vs. f (MAX1415) 0.6 A 0.5 0 0.3 E ...
Page 17
2.5V REF+ REF GND +25°C, unless otherwise noted.) REF- A POWER-DOWN SUPPLY CURRENT vs. SUPPLY VOLTAGE (MAX1415) 100 2.70 2.85 3.00 3.15 3.30 ...
Page 18
Low-Power, 2-Channel, Sigma-Delta ADCs PIN NAME Serial Clock Input. Apply an external serial clock to transfer data to and from the device at data rates 1 SCLK up to 5MHz. Clock Input. Connect a crystal/resonator between CLKIN and CLKOUT, ...
Page 19
AIN1+ AIN1- MUX AIN2+ AIN2- BUFFERED MODE AND CLOSED REF+ REF- Detailed Description The MAX1415/MAX1416 low-power, 2-channel serial output ADCs use a sigma-delta modulator with a digital filter to achieve 16-bit resolution with no missing codes. Each device includes a ...
Page 20
Low-Power, 2-Channel, Sigma-Delta ADCs To minimize gain errors in unbuffered mode, select a source impedance less than the maximum values shown in Figures 2 and 3. These are the maximum external resistance/capacitance combinations allowed before gain errors greater than ...
Page 21
Table 5. Input Sampling Capacitor vs. Gain INPUT SAMPLING CAPACITOR (C GAIN (pF) 1 3. 8–128 30 Increasing the gain increases the resolution of the ADC (LSB size decreases), but reduces the differential input voltage range. ...
Page 22
Low-Power, 2-Channel, Sigma-Delta ADCs The MAX1415/MAX1416 perform analog-to-digital con- versions using a single-bit, 2nd-order, switched-capac- itor, sigma-delta modulator. The sigma-delta modulator converts the input signal into a digital pulse train whose average duty cycle represents the digitized signal infor- ...
Page 23
Internal Oscillator Mode In internal oscillator mode (INTCLK = 1), set the CLK bit in the clock register (Table 12 operate at a clock frequency of 1MHz, or set CLK to 1 for a frequency of 2.4576MHz. ...
Page 24
Low-Power, 2-Channel, Sigma-Delta ADCs DIN RS2 RS1 RS0 COMMUNICATIONS REGISTER SETUP REGISTER (8 BITS) CLOCK REGISTER (8 BITS) DATA REGISTER (16 BITS) DOUT TEST REGISTER (8 BITS)* OFFSET REGISTER (24 BITS) GAIN REGISTER (24 BITS) *THE TEST REGISTER IS ...
Page 25
Table 6. Communications Register (MSB) COMMUNICATION FUNCTION START/DATA READY Name 0/DRDY Defaults 0 Table 7. Register Selection RS2 RS1 RS0 ...
Page 26
Low-Power, 2-Channel, Sigma-Delta ADCs Table 10. Operating-Mode Selection MD1 MD0 0 0 Normal Mode. Use this mode to perform normal conversions on the selected analog input channel. Self-Calibration Mode. This mode performs self-calibration on the selected channel determined from ...
Page 27
Set CLK = 0 if the external clock frequency is 1MHz with CLKDIV = 0 or 2MHz with CLKDIV = 1. FS1, FS0: (Default = 0, 1) Filter-Selection Bits. These bits, in addition to the CLK bit, determine the output ...
Page 28
Low-Power, 2-Channel, Sigma-Delta ADCs Write to the calibration registers in normal mode only. After writing to the calibration registers, the devices implement the new offset and gain-register calibration coefficients at the beginning of a new acquisition. To ensure the ...
Page 29
NOT READY) 0 (DATA READY) Figure 11. Sample Flow Diagram for Data Conversion ______________________________________________________________________________________ 16-Bit, Low-Power, 2-Channel, POWER-ON RESET INITIALIZE µC/µP SERIAL PORT WRITE TO THE COMMUNICATIONS REGISTER. SELECT CHANNEL 1 AND SET NEXT OPERATION AS A WRITE ...
Page 30
Low-Power, 2-Channel, Sigma-Delta ADCs When FSYNC = 1, the digital filter and analog modula- tor are in a reset state, inhibiting normal operation. Set FSYNC = 0 to begin calibration or conversion. When configured for normal operation (MD1 and ...
Page 31
Next, an internally generated voltage (V applied across AIN+ and AIN-. This condition results in the full-scale calibration. Start self-calibration by setting MD1 = 0, MD0 = 1, and FSYNC = 0 in the setup register. Self-calibration com- pletes in ...
Page 32
Low-Power, 2-Channel, Sigma-Delta ADCs Applications Information Applications Examples Strain-Gauge Measurement Connect the differential inputs of the MAX1415/ MAX1416 to the bridge network of the strain gauge. In Figure 12, the analog positive supply voltage powers the bridge network and ...
Page 33
Unlike gain error, unipolar offset error and bipolar zero error are included in the positive full-scale error measurement. Bipolar Negative Full-Scale Error For the ideal transfer curve, the code ...
Page 34
Low-Power, 2-Channel, Sigma-Delta ADCs (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages.) 34 ______________________________________________________________________________________ Package Information ...
Page 35
For the latest package outline information www.maxim-ic.com/packages TOP VIEW FRONT VIEW ______________________________________________________________________________________ 16-Bit, Low-Power, 2-Channel, Package Information (continued) ...
Page 36
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 36 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2005 Maxim Integrated Products ...