EDD12322GBH-6ETS-F ELPIDA [Elpida Memory], EDD12322GBH-6ETS-F Datasheet
![no-image](/images/no-image-200.jpg)
EDD12322GBH-6ETS-F
Manufacturer Part Number
EDD12322GBH-6ETS-F
Description
Manufacturer
ELPIDA [Elpida Memory]
Datasheet
1.EDD12322GBH-6ETS-F.pdf
(57 pages)
Specifications
Document No. E1530E20 (Ver. 2.0)
Date Published October 2009 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Density: 128M bits
Organization
Package: 90-ball FBGA
Power supply: VDD, VDDQ
Data rate: 333Mbps/266Mbps (max.)
1KB page size
Four internal banks for concurrent operation
Interface: LVCMOS
Burst lengths (BL): 2, 4, 8, 16
Burst type (BT):
/CAS Latency (CL): 3
Precharge: auto precharge option for each burst
access
Driver strength: normal, 1/2, 1/4, 1/8
Refresh: auto-refresh, self-refresh
Refresh cycles: 4096 cycles/64ms
Operating ambient temperature range
Lead-free (RoHS compliant) and Halogen-free
Row address: A0 to A11
Column address: A0 to A7
Sequential (2, 4, 8, 16)
Interleave (2, 4, 8, 16)
Average refresh period: 15.6 s
TA = 25 C to +85 C
32 bits: 1M words
EDD12322GBH-TS (4M words 32 bits)
128M bits DDR Mobile RAM
WTR (Wide Temperature Range)
32 bits
1.7V to 1.95V
4 banks
PRELIMINARY DATA SHEET
Features
DLL is not implemented
Low power consumption
Double-data-rate architecture; two data transfers per
one clock cycle
The high-speed data transfer is realized by the 2 bits
prefetch pipelined architecture
Bi-directional data strobe (DQS) is transmitted
/received with data for capturing data at the receiver.
Data inputs, outputs, and DM are synchronized with
DQS
DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
Commands entered on each positive CK edge: data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
Burst termination by burst stop command and
Precharge command
Wide temperature range
TA = 25 C to +85 C
Elpida Memory, Inc. 2009