GAL20V8C-7LJ Lattice Semiconductor Corp., GAL20V8C-7LJ Datasheet
![no-image](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__sml.jpg)
GAL20V8C-7LJ
Manufacturer Part Number
GAL20V8C-7LJ
Description
Manufacturer
Lattice Semiconductor Corp.
Specifications of GAL20V8C-7LJ
Case
PLCC-28
Date_code
1998+
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
GAL20V8C-7LJ
Manufacturer:
LATTICE
Quantity:
1 465
Company:
Part Number:
GAL20V8C-7LJ
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
GAL20V8C-7LJN
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
GAL20V8C-7LJN
Manufacturer:
LATTICE/莱迪斯
Quantity:
20 000
• HIGH PERFORMANCE E
• 50% to 75% REDUCTION IN POWER FROM BIPOLAR
• ACTIVE PULL-UPS ON ALL PINS
• E
• EIGHT OUTPUT LOGIC MACROCELLS
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS
• APPLICATIONS INCLUDE:
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
The GAL20V8C, at 5ns maximum propagation delay time, com-
bines a high performance CMOS process with Electrically Eras-
able (E
performance available in the PLD market. High speed erase times
(<100ms) allow the devices to be reprogrammed quickly and ef-
ficiently.
The generic architecture provides maximum design flexibility by
allowing the Output Logic Macrocell (OLMC) to be configured by
the user. An important subset of the many architecture configura-
tions possible with the GAL20V8 are the PAL architectures listed
in the table of the macrocell description section. GAL20V8 devices
are capable of emulating any of these PAL architectures with full
function/fuse map/parametric compatibility.
Unique test circuitry and reprogrammable cells allow complete AC,
DC, and functional testing during manufacture. As a result, Lattice
Semiconductor delivers 100% field programmability and function-
ality of all GAL products. In addition, 100 erase/write cycles and
data retention in excess of 20 years are specified.
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
20v8_04
Features
Description
— 5 ns Maximum Propagation Delay
— Fmax = 166 MHz
— 4 ns Maximum from Clock Input to Data Output
— UltraMOS
— 75mA Typ Icc on Low Power Device
— 45mA Typ Icc on Quarter Power Device
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
— Maximum Flexibility for Complex Logic Designs
— Programmable Output Polarity
— Also Emulates 24-pin PAL
— 100% Functional Testability
— DMA Control
— State Machine Control
— High Speed Graphics Processing
— Standard Logic Speed Upgrade
2
CELL TECHNOLOGY
Fuse Map/Parametric Compatibility
2
) floating gate technology to provide the highest speed
®
Advanced CMOS Technology
2
CMOS
®
Devices with Full Function/
®
TECHNOLOGY
1
Functional Block Diagram
Pin Configuration
NC
I/CLK
I
I
I
I
I
I
11
5
7
9
I
I
I
I
I
I
I
I
I
I
4
12
GAL20V8
Top View
2
14
PLCC
High Performance E
28
16
26
18
25
23
21
19
I/O/Q
I/O/Q
I/O/Q
NC
I/O/Q
I/O/Q
I/O/Q
Generic Array Logic™
GAL20V8
I/CLK
GND
8
8
8
8
8
8
8
8
I
I
I
I
I
I
I
I
I
I
IMUX
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
IMUX
1
12
6
2
20V8
GAL
DIP
CMOS PLD
OE
August 2000
CLK
24
18
13
I
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I
I/OE
Vcc
I
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/OE
I