AT29C512-12 ATMEL Corporation, AT29C512-12 Datasheet - Page 3

no-image

AT29C512-12

Manufacturer Part Number
AT29C512-12
Description
512K 64K x 8 5-volt Only CMOS Flash Memory
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT29C512-12JC
Manufacturer:
AT
Quantity:
16
Part Number:
AT29C512-12JC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT29C512-12JC
Manufacturer:
ATMEL
Quantity:
10 440
Part Number:
AT29C512-12JC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT29C512-12JI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT29C512-12JI
Manufacturer:
ATMEL
Quantity:
8 973
Part Number:
AT29C512-12JI
Manufacturer:
ATMEL
Quantity:
13
Part Number:
AT29C512-12JU
Manufacturer:
ATMEL
Quantity:
5 478
Part Number:
AT29C512-12PC
Manufacturer:
MITSUBISHI
Quantity:
39
Part Number:
AT29C512-12PC
Manufacturer:
ATM
Quantity:
9 520
Part Number:
AT29C512-12PC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT29C512-12PI
Manufacturer:
ATMEL
Quantity:
7 216
Part Number:
AT29C512-12TC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Device Operation (Continued)
Once set, software data protection will remain active un-
less the disable command sequence is issued.
After setting SDP, any attempt to write to the device with-
out the 3-byte command sequence will start the internal
write timers. No data will be written to the device; however,
for the duration of t
a polling operation.
After the software data protection’s 3-byte command code
is given, a byte load is performed by applying a low pulse
on the WE or CE input with CE or WE low (respectively)
and OE high. The address is latched on the falling edge of
CE or WE, whichever occurs last. The data is latched by
the first rising edge of CE or WE. The 128-bytes of data
must be loaded into each sector by the same procedure as
outlined in the program section under device operation.
HARDWARE DATA PROTECTION:
protect against inadvertent programs to the AT29C512 in
the following ways: (a) V
(typical), the program function is inhibited. (b) V
on delay— once V
the device will automatically time out 5 ms (typical) before
programming. (c) Program inhibit— holding any one of OE
low, CE high or WE high inhibits program cycles. (d) Noise
filter— pulses of less than 15 ns (typical) on the WE or CE
inputs will not initiate a program cycle.
PRODUCT IDENTIFICATION: The product identifica-
tion mode identifies the device and manufacturer as At-
mel. It may be accessed by hardware or software opera-
tion. The hardware operation mode can be used by an ex-
ternal programmer to identify the correct programming al-
Absolute Maximum Ratings*
Temperature Under Bias................. -55°C to +125°C
Storage Temperature...................... -65°C to +150°C
All Input Voltages
(including NC Pins)
with Respect to Ground ................... -0.6V to +6.25V
All Output Voltages
with Respect to Ground .............-0.6V to V
Voltage on OE
with Respect to Ground ................... -0.6V to +13.5V
WC
CC
, a read operation will effectively be
has reached the V
CC
sense— if V
Hardware features
CC
CC
is below 3.8V
CC
sense level,
CC
+ 0.6V
power
gorithm for the Atmel product. In addition, users may wish
to use the software product identification mode to identify
the part (i.e. using the device code), and have the system
software use the appropriate sector size for program op-
erations. In this manner, the user can have a common
board design for 256K to 4-megabit densities and, with
each density’s sector size in a memory map, have the sys-
tem software apply the appropriate sector size.
For details, see Operating Modes (for hardware operation)
or Software Product Identification. The manufacturer and
device code is the same for both modes.
DATA POLLING:
ing to indicate the end of a program cycle. During a pro-
gram cycle an attempted read of the last byte loaded will
result in the complement of the loaded data on I/O7. Once
the program cycle has been completed, true data is valid
on all outputs and the next cycle may begin. DATA polling
may begin at any time during the program cycle.
TOGGLE BIT:
AT29C512 provides another method for determining the
end of a program or erase cycle. During a program or
erase operation, successive attempts to read data from
the device will result in I/O6 toggling between one and
zero. Once the program cycle has completed, I/O6 will
stop toggling and valid data will be read. Examining the
toggle bit may begin at any time during a program cycle.
OPTIONAL CHIP ERASE MODE: The entire device
can be erased by using a 6-byte software code. Please
see Software Chip Erase application note for details.
*NOTICE: Stresses beyond those listed under “Absolute Maxi-
mum Ratings” may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions beyond those indi-
cated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions
for extended periods may affect device reliability.
I n a d d i t i o n t o DATA p o l l i n g t h e
The AT29C512 features DATA poll-
AT29C512
4-119

Related parts for AT29C512-12