HD6412350 Hitachi, HD6412350 Datasheet - Page 200

no-image

HD6412350

Manufacturer Part Number
HD6412350
Description
(HD6412350 / HD6432351) 16-BIT MICROCONTROLLER
Manufacturer
Hitachi
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412350F10
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412350F20
Manufacturer:
RENESAS
Quantity:
648
Part Number:
HD6412350F20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412350F20
Manufacturer:
ST
0
Part Number:
HD6412350F20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412350F20V
Manufacturer:
RENESAS
Quantity:
586
Part Number:
HD6412350F20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412350F20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412350TE20
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6412350TE20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412350TE20IV
Manufacturer:
DALLAS
Quantity:
2 874
(2) Write after Read
If an external write occurs after an external read while the ICIS0 bit in BCRH is set to 1, an idle
cycle is inserted at the start of the write cycle.
Figure 6-32 shows an example of the operation in this case. In this example, bus cycle A is a read
cycle from ROM with a long output floating time, and bus cycle B is a CPU write cycle. In (a), an
idle cycle is not inserted, and a collision occurs in cycle B between the read data from ROM and
the CPU write data. In (b), an idle cycle is inserted, and a data collision is prevented.
180
Address bus
CS (area A)
CS (area B)
Data bus
HWR
RD
ø
(a) Idle cycle not inserted
T
1
Bus cycle A
(ICIS1 = 0)
T
Figure 6-32 Example of Idle Cycle Operation (2)
2
T
floating time
Long output
3
Bus cycle B
T
1
T
2
Data
collision
Address bus
CS (area A)
CS (area B)
Data bus
HWR
RD
ø
T
(b) Idle cycle inserted
1
Bus cycle A
(Initial value ICIS1 = 1)
T
2
T
3
T
I
Bus cycle B
T
1
T
2

Related parts for HD6412350