ADuM4401 AD [Analog Devices], ADuM4401 Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
ADuM4401
Manufacturer Part Number
ADuM4401
Description
5 kV RMS Quad-Channel Digital Isolators
Manufacturer
AD [Analog Devices]
Datasheet
1.ADUM4401.pdf
(20 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADuM4401ARWZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADuM4401BRWZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADuM4401CRWZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADuM4400/ADuM4401/ADuM4402
ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V OPERATION
All typical specifications are at T
recommended operation range: 2.7 V ≤ V
specifications are tested with C
Table 10.
Parameter
SWITCHING SPECIFICATIONS
7 Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
Table 11.
Parameter
SUPPLY CURRENT
Table 12. For All Models
Parameter
DC SPECIFICATIONS
AC SPECIFICATIONS
1
|CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining V
rising and falling common-mode voltage edges.
Data Rate
Propagation Delay
Pulse Width Distortion
Pulse Width
Propagation Delay Skew
ADuM4400
ADuM4401
ADuM4402
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltage
Input Current per Channel
Supply Current per Channel
Output Rise/Fall Time
Common-Mode Transient Immunity
Output Disable Propagation Delay
Output Enable Propagation Delay
Refresh Rate
Change vs. Temperature
Channel Matching
Quiescent Input Supply Current
Quiescent Output Supply Current
Dynamic Input Supply Current
Dynamic Output Supply Current
Codirectional
Opposing-Direction
Symbol
I
I
I
I
I
I
DD1
DD2
DD1
DD2
DD1
DD2
Symbol
t
PWD
PW
t
t
t
Min
L
PHL
PSK
PSKCD
PSKOD
1 MBps—A, B, C Grades
= 15 pF and CMOS signal levels, unless otherwise noted.
A
, t
= 25°C, V
PLH
1
Typ
1.6
1.2
1.4
1.6
1.2
2.0
Min
50
1000
DD1
DD1
Symbol
V
V
I
I
I
|CM|
t
t
≤ 3.6 V, 4.5 V ≤ V
V
I
I
t
f
I
DDI(Q)
DDO(Q)
DDI(D)
DDO(D)
R
PHZ
PZH
r
IH
IL
OH
A Grade
/t
= 3.0 V, V
F
,t
,t
Typ
70
11
Max
2.1
1.9
1.9
2.4
1.7
2.8
PLH
PZL
Max
1
100
40
50
50
50
Min
1.6
V
V
−10
25
DD2
DDx
DDx
Min
− 0.4
− 0.1
10 MBps—B, C Grades
= 5 V. Minimum/maximum specifications apply over the entire
Rev. 0 | Page 6 of 20
DD2
Min
15
100
≤ 5.5 V; and −40°C ≤ T
Typ
4.8
3.0
4.1
4.4
3.3
6.0
B Grade
Typ
35
5
Typ
5.0
4.8
+0.01
0.31
0.19
0.10
0.05
2.5
35
6
6
1.1
Max
7.1
5.5
5.6
6.5
4.4
7.5
Max
10
50
3
22
3
6
O
Max
0.4
+10
0.49
0.35
8
8
> 0.8 V
Min
20
Min
DD
90 MBps—C Grade
C Grade
. The common-mode voltage slew rates apply to both
A
Unit
V
V
V
V
μA
mA
kV/μs
ns
ns
mA
mA/Mbps
mA/Mbps
ns
Mbps
Typ
30
0.5
3
8.3
≤ 105°C, unless otherwise noted. Switching
Typ
37
19
31
32
24
46
Max
90
40
2
11.1
14
2
5
Max
54
36
44
46
39
62
Unit
Mbps
ns
ns
ps/°C
ns
ns
ns
ns
Test Conditions
I
I
0 V ≤ V
10% to 90%
V
transient magnitude = 800 V
High/low-to-high impedance
High impedance-to-high/low
Ox
Ox
Ix
= −20 μA, V
= −4 mA, V
= V
mA
mA
mA
mA
mA
mA
Unit
DDx
I x
≤ V
Test Conditions
Within PWD limit
50% input to 50% output
|t
Within PWD limit
Between any two units
, V
PLH
CM
DDx
− t
= 1000 V,
Test Conditions
Ix
Ix
= V
PHL
= V
|
IxH
IxH