LM3S1911-IQC20-A0 ETC2 [List of Unclassifed Manufacturers], LM3S1911-IQC20-A0 Datasheet - Page 41

no-image

LM3S1911-IQC20-A0

Manufacturer Part Number
LM3S1911-IQC20-A0
Description
Microcontroller
Manufacturer
ETC2 [List of Unclassifed Manufacturers]
Datasheet
October 09, 2007
a. 0 is the default priority for all the settable priorities.
Table 4-2. Interrupts
Exception Type
Debug Monitor
-
PendSV
SysTick
Interrupts
Interrupt (Bit in Interrupt Registers)
44-47
18
19
20
21
22
23
24
25
26
28
29
30
31
32
33
34
35
36
37
43
0
1
2
3
4
5
6
7
8
Position
16 and
above
12
13
14
15
Priority
settable
settable
settable
settable
Description
GPIO Port A
GPIO Port B
GPIO Port C
GPIO Port D
GPIO Port E
UART0
UART1
SSI0
I2C0
Watchdog timer
Timer0 A
Timer0 B
Timer1 A
Timer1 B
Timer2 A
Timer2 B
Analog Comparator 0
Analog Comparator 1
System Control
Flash Control
GPIO Port F
GPIO Port G
GPIO Port H
UART2
SSI1
Timer3 A
Timer3 B
I2C1
Hibernation Module
Reserved
-
a
Preliminary
Description
Debug monitor (when not halting). This is synchronous, but only active
when enabled. It does not activate if lower priority than the current
activation.
Reserved.
Pendable request for system service. This is asynchronous and only
pended by software.
System tick timer has fired. This is asynchronous.
Asserted from outside the ARM Cortex-M3 core and fed through the NVIC
(prioritized). These are all asynchronous. Table 4-2 on page 41 lists the
interrupts on the LM3S1911 controller.
LM3S1911 Microcontroller
41

Related parts for LM3S1911-IQC20-A0