MC9S08GT16 MOTOROLA [Motorola, Inc], MC9S08GT16 Datasheet - Page 139
![no-image](/images/no-image-200.jpg)
MC9S08GT16
Manufacturer Part Number
MC9S08GT16
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
1.MC9S08GT16.pdf
(290 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC9S08GT16ACBE
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
MC9S08GT16ACFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC9S08GT16ACFBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16ACFBER
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
MC9S08GT16AMFBE
Manufacturer:
XILINX
Quantity:
1 300
Company:
Part Number:
MC9S08GT16AMFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC9S08GT16CFBE
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC9S08GT16CFBE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08GT16CFD
Manufacturer:
FREESCALE
Quantity:
20 000
Freescale Semiconductor
COM opr8a
COMA
COMX
COM oprx8,X
COM ,X
COM oprx8,SP
CPHX opr16a
CPHX #opr16i
CPHX opr8a
CPHX oprx8,SP
CPX #opr8i
CPX opr8a
CPX opr16a
CPX oprx16,X
CPX oprx8,X
CPX ,X
CPX oprx16,SP
CPX oprx8,SP
DAA
DBNZ opr8a,rel
DBNZA rel
DBNZX rel
DBNZ oprx8,X,rel
DBNZ ,X,rel
DBNZ oprx8,SP,rel
DEC opr8a
DECA
DECX
DEC oprx8,X
DEC ,X
DEC oprx8,SP
DIV
EOR #opr8i
EOR opr8a
EOR opr16a
EOR oprx16,X
EOR oprx8,X
EOR ,X
EOR oprx16,SP
EOR oprx8,SP
INC opr8a
INCA
INCX
INC oprx8,X
INC ,X
INC oprx8,SP
JMP opr8a
JMP opr16a
JMP oprx16,X
JMP oprx8,X
JMP ,X
JSR opr8a
JSR opr16a
JSR oprx16,X
JSR oprx8,X
JSR ,X
Source
Form
Complement
(One’s Complement)
Compare Index Register
(H:X) with Memory
Compare X (Index
Register Low) with
Memory
Decimal Adjust
Accumulator After ADD or
ADC of BCD Values
Decrement and Branch if
Not Zero
Decrement
Exclusive OR
Memory with
Accumulator
Increment
Jump to Subroutine
Divide
Jump
Operation
Table 8-1. HCS08 Instruction Set Summary (Sheet 4 of 7)
MC9S08GB/GT Data Sheet, Rev. 2.3
Push (PCH); SP ← (SP) – $0001
Push (PCL); SP ← (SP) – $0001
(CCR Updated But Operands Not
(CCR Updated But Operands Not
PC ← (PC) + n (n = 1, 2, or 3)
PC ← Unconditional Address
DBNZX Affects X Not H
(H:X) – (M:M + $0001)
Decrement A, X, or M
M ← (M) = $FF – (M)
M ← (M) = $FF – (M)
M ← (M) = $FF – (M)
PC ← Jump Address
M ← (M)= $FF – (M)
Branch if (result) ≠ 0
A ← (A) = $FF – (A)
X ← (X) = $FF – (X)
H ← Remainder
M ← (M) – $01
M ← (M) – $01
M ← (M) – $01
M ← (M) – $01
M ← (M) + $01
M ← (M) + $01
M ← (M) + $01
M ← (M) + $01
A ← (A) – $01
X ← (X) – $01
A ← (H:A)÷(X)
A ← (A) + $01
X ← (X) + $01
Description
A ← (A ⊕ M)
Changed)
Changed)
(X) – (M)
(A)
10
V H I N Z C
U – –
0 – –
– – – – – –
– – – –
0 – –
– – – – – –
– – – – – –
– –
– –
– –
– –
on CCR
Effect
–
1
–
–
HCS08 Instruction Set Summary
DIR
INH
INH
IX1
IX
SP1
EXT
IMM
DIR
SP1
IMM
DIR
EXT
IX2
IX1
IX
SP2
SP1
INH
DIR
INH
INH
IX1
IX
SP1
DIR
INH
INH
IX1
IX
SP1
INH
IMM
DIR
EXT
IX2
IX1
IX
SP2
SP1
DIR
INH
INH
IX1
IX
SP1
DIR
EXT
IX2
IX1
IX
DIR
EXT
IX2
IX1
IX
9ED3
9EE3
9E6B
9E6A
9ED8
9EE8
9E6C
9EF3
9E63
CC
DC
CD
DD
BC
EC
FC
BD
ED
FD
C3
D3
C8
D8
3C
4C
5C
6C
7C
3E
A3
B3
E3
3B
4B
5B
6B
7B
3A
4A
5A
6A
7A
A8
B8
E8
33
43
53
63
73
65
75
F3
72
52
F8
dd
ff
ff
hh ll
jj
dd
ff
ii
dd
hh ll
ee ff
ff
ee ff
ff
dd rr
rr
rr
ff
rr
ff
dd
ff
ff
ii
dd
hh ll
ee ff
ff
ee ff
ff
dd
ff
ff
dd
hh ll
ee ff
ff
dd
hh ll
ee ff
ff
kk
rr
rr
5
1
1
5
4
6
6
3
5
6
2
3
4
4
3
3
5
4
1
7
4
4
7
6
8
5
1
1
5
4
6
6
2
3
4
4
3
3
5
4
5
1
1
5
4
6
3
4
4
3
3
5
6
6
5
5
139