PI6C184-02 PERICOM [Pericom Semiconductor Corporation], PI6C184-02 Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
PI6C184-02
Manufacturer Part Number
PI6C184-02
Description
Precision 1-13 Clock Buffer
Manufacturer
PERICOM [Pericom Semiconductor Corporation]
Datasheet
1.PI6C184-02.pdf
(6 pages)
1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2
1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2
Minimum and Maximum Expected Capacitive Loads
Notes:
1. Maximum rise/fall times are guaranteed at maximum specified load.
2. Minimum rise/fall times are guaranteed at minimum specified load.
3. Rise/fall times are specified with pure capacitive load as shown.
Design Guidelines to Reduce EMI
1. Place series resistors and CI capacitors as close as possible to the respective clock pins. Typical value
2. Minimize the number of “vias” of the clock traces.
3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing
4. Position clock signals away from signals that go to any cables or any external connectors.
Testing is done with an additional 500 resistor in parallel.
for CI is 10 pF. Series resistor value can be increased to reduce EMI provided that the rise and fall
time are still within the specified values.
clock traces from plane to plane (refer to rule #2).
Figure 1. Clock Waveforms
5
Precision 1-13 Clock Buffer
PI6C184-02
PS8319
05/03/00
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15