IDT70V28L15PFI Integrated Device Technology, IDT70V28L15PFI Datasheet
IDT70V28L15PFI
Related parts for IDT70V28L15PFI
IDT70V28L15PFI Summary of contents
Page 1
... INT L NOTES: 1. BUSY is an input as a Slave (M/S=V ) and an output when Master (M/S BUSY and INT are non-tri-state totem-pole outputs (push-pull). ©2002 Integrated Device Technology, Inc. HIGH-SPEED 3.3V 64K x 16 DUAL-PORT STATIC RAM for BUSY output flag on Master, M for BUSY input on Slave ...
Page 2
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM The IDT70V28 is a high-speed 64K x 16 Dual-Port Static RAM. The IDT70V28 is designed to be used as a stand-alone 1024K-bit Dual-Port RAM combination MASTER/SLAVE Dual-Port RAM ...
Page 3
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Left Port Right Port Chip Enables R/W R/W Read/Write Enable Output Enable ...
Page 4
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM < 0. >V -0.2V CC (3) X NOTES: 1. Chip Enable references are shown above with the actual CE 2. 'H' ...
Page 5
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Symbol Parameter ( Input Leakage Current Output Leakage Current LO V Output Low Voltage OL V Output High Voltage OH NOTES: < Vcc 2.0V, ...
Page 6
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load ADDR ( UB, LB R/W DATA OUT BUSY OUT CE ( ...
Page 7
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Symbol READ CYCLE t Read Cycle Time RC t Address Access Time AA (3) t Chip Enable Access Time ACE (3) t Byte Enable Access Time ABE t Output Enable Access ...
Page 8
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM ADDRESS OE (9,10 SEM ( ( R/W DATA OUT DATA IN ADDRESS (9,10 SEM ( ( R/W ...
Page 9
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM VALID ADDRESS t AW SEM I R/W OE NOTES and for the duration of the above ...
Page 10
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Symbol BUSY TIMING (M/S BUSY Access Time from Address Match t BAA BUSY Disable Time from Address Not Matched t BDA BUSY Access Time from Chip Enable Low t ...
Page 11
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM ADDR "A" R/W "A" DATA IN "A" (1) t APS ADDR "B" BUSY "B" DATA OUT "B" NOTES ensure that the earlier of the two ports wins ...
Page 12
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM BUSY ADDR "A" and "B" CE "A" (2) t APS CE "B" BUSY "B" BUSY S ADDR "A" t APS ADDR "B" BUSY "B" NOTES: 1. All timing is the same ...
Page 13
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM ADDR "A" CE "A" "A" INT "B" ADDR "B" CE "B" OE "B" INT "B" NOTES: 1. All timing is the same for left and right ports. Port “A” ...
Page 14
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM BUSY Inputs Outputs 15L CE CE BUSY ( 15R MATCH MATCH MATCH H ...
Page 15
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed ...
Page 16
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM verifies its success in setting the latch by reading it was successful, it proceeds to assume control over the shared resource was not successful in setting the ...
Page 17
... Page 1 & 17 Replaced IDT logo Pages & 12 Removed Industrial Temperature range for 15ns from DC & AC Electrical Characteristics CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 The IDT logo is a registered trademark of Integrated Device Technology, Inc Process/ Temperature Range Blank ...