PLL602-10 PhaseLink (PLL), PLL602-10 Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
PLL602-10
Manufacturer Part Number
PLL602-10
Description
, 12 - 24MHz In, 96 - 400MHz Out, CMOS, Pecl, LVDS
Manufacturer
PhaseLink (PLL)
Datasheet
1.PLL602-10.pdf
(7 pages)
7. PECL Electrical Characteristics
8. PECL Switching Characteristics
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Output High Voltage
Output Low Voltage
Clock Rise Time
Clock Fall Time
PARAMETERS
PARAMETERS
96MHz – 400MHz Low Phase Noise XO (for 12 – 25MHz Crystals)
OUT
OUT
PECL Levels Test Circuit
OUT
80%
50%
20%
OUT
50
50
SYMBOL
SYMBOL
t
R
V
V
OH
OL
t
t
r
f
2.0V
VDD
PECL Transistion Time Waveform
45 - 55%
R
@20/80% - PECL
@80/20% - PECL
L
= 50
CONDITIONS
(see figure)
CONDITIONS
DUTY CYCLE
to (V
t
F
OUT
OUT
50%
DD
– 2V)
PECL Output Skew
55 - 45%
t
SKEW
V
DD
MIN.
MIN.
Preliminary
– 1.025
TYP.
0.6
0.5
PLL602-10
V
DD
MAX.
– 1.620
MAX.
Rev 11/06/02 Page 5
1.5
1.5
UNITS
UNITS
ns
ns
V
V