ST16C654CJ68 EXAR [Exar Corporation], ST16C654CJ68 Datasheet - Page 11

no-image

ST16C654CJ68

Manufacturer Part Number
ST16C654CJ68
Description
QUAD UART WITH 64-BYTE FIFO AND INFRARED (IrDA) ENCODER/DECODER
Manufacturer
EXAR [Exar Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST16C654CJ68
Manufacturer:
ST
0
Part Number:
ST16C654CJ68
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
ST16C654CJ68-F
Manufacturer:
Exar Corporation
Quantity:
135
Part Number:
ST16C654CJ68-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
ST16C654CJ68TR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
SYMBOL DESCRIPTION
-DSR A-B
-DSR C-D
-DTR A-B
-DTR C-D
-RI A-B
-RI C-D
-RTS A-B
-RTS C-D
Symbol
Rev. 4.10
10,26
44,60
12,24
42,62
14,22
48,56
46,58
8,28
68
58,74
98,33
48,84
11,19
62,70
60,72
7,23
9,21
Pin
100
63,19
32,48
34,46
30,50
36,44
1,17
3,15
5,13
64
Signal
type
O
O
I
I
Enhanced Feature Register (EFR) bit-7, for hardware flow
control operation.
with individual UART channels, A through D. A logic 0 on
this pin indicates the modem or data set is powered-on and
is ready for data exchange with the UART. This pin has no
effect on the UART’s transmit or receive operation.
associated with individual UART channels, A through D. A
logic 0 on this pin indicates that the 654 is powered-on and
ready. This pin can be controlled via the modem control
register. Writing a logic 1 to MCR bit-0 will set the -DTR
output to logic 0, enabling the modem. This pin will be a logic
1 after writing a logic 0 to MCR bit-0, or after a reset. This
pin has no effect on the UART’s transmit or receive opera-
tion.
with individual UART channels, A through D. A logic 0 on
this pin indicates the modem has received a ringing signal
from the telephone line. A logic 1 transition on this input pin
will generate an interrupt.
with individual UART channels, A through D. A logic 0 on the
-RTS pin indicates the transmitter has data ready and
waiting to send. Writing a logic 1 in the modem control
register (MCR bit-1) will set this pin to a logic 0 indicating
data is available. After a reset this pin will be set to a logic
1. This pin only affects the transmit and receive operations
when Auto RTS function is enabled via the Enhanced
Feature Register (EFR) bit-6, for hardware flow control
operation.
Data Set Ready (active low) - These inputs are associated
Ring Indicator (active low) - These inputs are associated
Request to Send (active low) - These outputs are associated
Data Terminal Ready (active low) - These inputs are
5-75
Pin Description
ST16C654/654D

Related parts for ST16C654CJ68