ST16C654 EXAR [Exar Corporation], ST16C654 Datasheet - Page 28

no-image

ST16C654

Manufacturer Part Number
ST16C654
Description
2.97V TO 5.5V QUAD UART WITH 64-BYTE FIFO
Manufacturer
EXAR [Exar Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST16C654
Manufacturer:
ST
0
Part Number:
ST16C654CJ
Manufacturer:
SITI
Quantity:
540
Part Number:
ST16C654CJ
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
ST16C654CJ68
Manufacturer:
ST
0
Part Number:
ST16C654CJ68
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
ST16C654CJ68-F
Manufacturer:
Exar Corporation
Quantity:
135
Part Number:
ST16C654CJ68-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
ST16C654CJ68TR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
ST16C654CQ
Manufacturer:
ST
Quantity:
1 831
Part Number:
ST16C654CQ
Manufacturer:
ST
Quantity:
35
Part Number:
ST16C654CQ
Manufacturer:
ST
0
Company:
Part Number:
ST16C654CQ100-F
Quantity:
528
Company:
Part Number:
ST16C654CQ100-F
Quantity:
528
Company:
Part Number:
ST16C654CQ100-F
Quantity:
528
Part Number:
ST16C654CQ64
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
ST16C654CQ64-F
Manufacturer:
EXAR
Quantity:
250
Part Number:
ST16C654CQ64-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
       
FCR[1]: RX FIFO Reset
This bit is only active when FCR bit-0 is a ‘1’.
FCR[2]: TX FIFO Reset
This bit is only active when FCR bit-0 is a ‘1’.
FCR[3]: DMA Mode Select
Controls the behavior of the -TXRDY and -RXRDY pins. See DMA operation section for details.
FCR[5:4]: Transmit FIFO Trigger Select
(logic 0 = default, TX trigger level = one)
These 2 bits set the trigger level for the transmit FIFO. The UART will issue a transmit interrupt when the
number of characters in the FIFO falls below the selected trigger level, or when it gets empty in case that the
FIFO did not get filled over the trigger level on last re-load.
must be set to ‘1’ before these bits can be accessed. Note that the receiver and the transmitter cannot use
different trigger tables. Whichever selection is made last applies to both the RX and TX side.
FCR[7:6]: Receive FIFO Trigger Select
(logic 0 = default, RX trigger level =1)
These 2 bits are used to set the trigger level for the receive FIFO. The UART will issue a receive interrupt when
the number of the characters in the FIFO crosses the trigger level.
Logic 0 = No receive FIFO reset (default)
Logic 1 = Reset the receive FIFO pointers and FIFO level counter logic (the receive shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
Logic 0 = No transmit FIFO reset (default).
Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
Logic 0 = Normal Operation (default).
Logic 1 = DMA Mode.
T
ABLE
B
FCR
IT
0
0
1
1
12: T
-7
RANSMIT AND
B
FCR
IT
0
1
0
1
-6
B
FCR
IT
0
0
1
1
-5
R
ECEIVE
BIT
FCR
0
1
0
1
-4
28
FIFO T
2.97V TO 5.5V QUAD UART WITH 64-BYTE FIFO
R
T
RIGGER
L
Table 12
ECEIVE
EVEL
RIGGER
16
56
60
8
Table 12
below shows the selections. EFR bit-4
L
EVEL
T
T
RANSMIT
RIGGER
L
shows the complete selections.
EVEL
16
32
56
S
8
ELECTION
ST16C654/654D
REV. 5.0.0

Related parts for ST16C654