80ksbr200 Integrated Device Technology, 80ksbr200 Datasheet - Page 140

• Manufacturer Part Number: 80ksbr200
• Description: Srio Serial Buffer Flow-control Device
• Manufacturer: Integrated Device Technology

„2005 Integrated Device Technology, Inc. All rights reserved. Advanced Datasheet for informational purposes only. Product specifications subject to change without notice.NOT AN OFFER FOR SALE The information presented herein is subject to a
Non-Disclosure Agreement (NDA) and is for planning purposes only. Nothing contained in this presentation, whether verbal or written, is intended as, or shall have the effect of, a sale or an offer for sale that creates a contractual power of acceptance.
IDT 80KSBR200
Notes
15.5.2 SAMPLE/PRELOAD
register prior to enabling the EXTEST instruction. Failure to preload will result in unknown random data being driven onto
the output pins when EXTEST is selected. The secondary function of SAMPLE/PRELOAD is for sampling the system state
at a particular moment. Using the SAMPLE function, the user can halt the device at a certain state and shift out the status
of all of the pins and output enables at that time.
15.5.3 BYPASS
of the JTAG, the boundary scan chains of all the devices on the board are connected in series. In order to facilitate rapid
testing of a given device, all other devices are put into BYPASS mode. Therefore, instead of having to shift 140 times to get
a value through the 80KSBR200, the user only needs to shift one time to get the value from TDI to TDO. When the TAP
controller passes through the CAPTURE-DR state, the value in the BYPASS register is updated to be 0.
into the instruction register whenever the TAP controller is reset. Therefore, the first value that will be shifted out of a
device without an IDCODE register is always 0. Devices such as the 80KSBR200 that include an IDCODE register will
automatically load the IDCODE instruction when the TAP controller is reset, and they will shift out an initial value of 1. This
is done to allow the user to easily distinguish between devices having IDCODE registers and those that do not.
15.5.4 CLAMP
be clamped to fixed values. When the clamp instruction is issued, the scan chain will bypass the 80KSBR200 and pass
through to devices further down the scan chain.
15.5.5 IDCODE
TRST signal or by the application of a ‘1’ on TMS for five or more cycles of TCK as per the IEEE Std 1149.1 specification.
The least significant bit of this value must always be 1. Therefore, if a device has a IDCODE register, it will shift out a 1 on
the first shift if it is brought directly to the SHIFT-DR TAP controller state after the TAP controller is reset. The board- level
tester can then examine this bit and determine if the device contains a DEVICE_ID register (the first bit is a 1), or if the
device only contains a BYPASS register (the first bit is 0).
is that the BYPASS register will not be the default register selected during the TAP controller reset. When the IDCODE
instruction is active and the TAP controller is in the Shift-DR state, the thirty-two bit value that will be shifted out of the
device-ID register is 0x004F0037.
The sample/preload instruction has a dual use. The primary use of this instruction is for pre-loading the boundary scan
The BYPASS instruction is used to truncate the boundary scan register to a single bit in length. During system level use
If the device being used does not have an IDCODE register, then the BYPASS instruction will automatically be selected
This instruction, listed as optional in the IEEE 1149.1 JTAG Specifications, allows the boundary scan chain outputs to
The IDCODE instruction is automatically loaded when the TAP controller state machine is reset either by the use of the
However, even if the device contains an IDCODE register, it must also contain a BYPASS register. The only difference
0
11:1
27:12
31:28
Bit(s)
reserved
Manuf_ID
Part_number
Version
Mnemonic
Table 105 System Controller Device Identification Register
reserved
Manufacturer Identity (11 bits)
IDT
Part Number (16 bits)
This field identifies the part number of the processor derivative.
For the 80KSBR200 this value is: 0x04F0
Version (4 bits)
This field identifies the version number of the processor derivative.
For the 80KSBR200, this value is 0x0
140 of 172
0x1
0x33
Description
Advanced Datasheet*
R/W
R
R
R
R
March 19, 2007
0x033
impl.
dep.
impl.
dep.
Reset
1