w25q32bv Winbond Electronics Corp America, w25q32bv Datasheet - Page 53
w25q32bv
Manufacturer Part Number
w25q32bv
Description
32m-bit Serial Flash Memory With Dual And Quad Spi
Manufacturer
Winbond Electronics Corp America
Datasheet
1.W25Q32BV.pdf
(73 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
w25q32bvDAIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q32bvF1G
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q32bvFIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q32bvIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q32bvIP
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
w25q32bvSF2G
Manufacturer:
WINBOND
Quantity:
1 200
Company:
Part Number:
w25q32bvSFIG
Manufacturer:
PANASONIC
Quantity:
678
Company:
Part Number:
w25q32bvSIG
Manufacturer:
WINBOND
Quantity:
136
Company:
Part Number:
w25q32bvSS2G
Manufacturer:
WINBOND
Quantity:
300
11.2.33 Read Manufacturer / Device ID Quad I/O (94h)
The Read Manufacturer / Device ID Quad I/O instruction is an alternative to the Read Manufacturer /
Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID
at 4x speed.
The Read Manufacturer / Device ID Quad I/O instruction is similar to the Fast Read Quad I/O instruction.
The instruction is initiated by driving the /CS pin low and shifting the instruction code “94h” followed by a
four clock dummy cycles and then a 24-bit address (A23-A0) of 000000h, but with the capability to input
the Address bits four bits per clock. After which, the Manufacturer ID for Winbond (EFh) and the Device
ID are shifted out four bits per clock on the falling edge of CLK with most significant bit (MSB) first as
shown in figure 32. The Device ID values for the W25Q32BV is listed in Manufacturer and Device
Identification table. If the 24-bit address is initially set to 000001h the Device ID will be read first and then
followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating
from one to the other. The instruction is completed by driving /CS high.
Note:
The “Continuous Read Mode” bits M(7-0) must be set to Fxh to be compatible with Fast Read Quad I/O instruction.
Figure 32. Read Manufacturer / Device ID Quad I/O Diagram
- 53 -
Publication Release Date: March 26, 2009
Preliminary - Revision A
W25Q32BV