is42g32256 ETC-unknow, is42g32256 Datasheet - Page 17

• Manufacturer Part Number: is42g32256
• Description: 256k 16-mbit Synchronous Graphics
• Manufacturer: ETC-unknow

IS42G32256
Integrated Silicon Solution, Inc.
ADVANCE INFORMATION SR037-0C
09/10/98
LATENCY = 2
LATENCY = 3
Notes:
1. To Inhibit invalid write, DQM should be issued.
2. This precharge command and burst write command should be of the same bank, otherwise it is not precharge
Notes:
1. t
2. Number of valid output data after row precharge: 1, 2 for CAS, Latency = 2, 3 respectively.
DQ (CLOCK
DQ (CLOCK
COMMAND
COMMAND
interrupt but only another bank precharge of dual banks operation.
RDL
: Write data-in to PRE command delay, t
CLK
CLK
DQ
1. NORMAL WRITE (BURST LENGTH = 4)
3. READ (BURST LENGTH = 4)
WR
WR
D0
COMMAND
DQM
CLK
D1
DQ
Figure 8. Write Interrupted by Precharge and DQM
Q0
D2
WR
D0
D3
Q1
Q0
BPL
(NOTE 1)
t
RDL
: Block Write data-in to PRE command delay.
Figure 9. Precharge
PRE
PRE
Q2
Q1
D1
Q3
Q2
(NOTE 2)
D2
1
Q3
WR
D3
2
MASKED BY DQM
2. BLOCK WRITE
(NOTE 2)
(NOTE 1)
PIXEL
BW
(NOTE 1)
t
BPL
PRE
ISSI
17
®