adm3485 Analog Devices, Inc., adm3485 Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
adm3485
Manufacturer Part Number
adm3485
Description
3.3 V Slew Rate Limited, Half- And Full-duplex, Rs-485/rs-422 Transceivers
Manufacturer
Analog Devices, Inc.
Datasheet
1.ADM3485.pdf
(20 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
adm3485ARZ
Manufacturer:
ADI
Quantity:
9 600
Part Number:
adm3485ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adm3485E-1
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
adm3485EAR
Manufacturer:
AD
Quantity:
235
Part Number:
adm3485EAR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
adm3485EARZ
Manufacturer:
ADI
Quantity:
1
Company:
Part Number:
adm3485EARZ
Manufacturer:
ADI
Quantity:
24
Part Number:
adm3485EARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adm3485EARZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADM3483/ADM3485/ADM3488/ADM3490/ADM3491
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Table 7. Pin Function Descriptions
ADM3483/ADM3485
Pin No.
1
2
3
4
5
N/A
N/A
6
N/A
7
N/A
8
N/A
Figure 4. ADM3483/ADM3485 Pin Configuration
RO
RE
DE
DI
1
2
3
4
ADM3483/
(Not to Scale)
ADM3485
TOP VIEW
ADM3488/ADM3490
Pin No.
2
N/A
N/A
3
4
5
6
N/A
8
N/A
7
1
N/A
8
7
6
5
V
B
A
GND
CC
ADM3491
Pin No.
2
3
4
5
6, 7
9
10
N/A
12
N/A
11
13, 14
1, 8
Figure 5. ADM3488/ADM3490 Pin Configuration
GND
Rev. B | Page 8 of 20
V
RO
CC
DI
Mnemonic
RO
RE
DE
DI
GND
Y
Z
A
A
B
B
V
NC
CC
1
2
3
4
ADM3488/
(Not to Scale)
ADM3490
TOP VIEW
Ground.
Description
Receiver Output. When enabled, if A > B by 200 mV, then
RO = high. If A < B by 200 mV, then RO = low.
Receiver Output Enable. A low level enables the receiver
output, RO. A high level places it in a high impedance
state. If RE is high and DE is low, the device enters a low
power shutdown mode.
Driver Output Enable. A high level enables the driver differential
Output A and Output B. A low level places it in a high impedance
state. If RE is high and DE is low, the device enters a low power
shutdown mode.
Driver Input. With a half-duplex part when the driver is enabled, a
logic low on DI forces A low and B high while a logic high on
DI forces A high and B low. With a full-duplex part when the
driver is enabled, a logic low on DI forces Y low and Z high
while a logic high on DI forces Y high and Z low.
Noninverting Driver Output.
Inverting Driver Output.
Noninverting Receiver Input A and Noninverting Driver
Output A.
Noninverting Receiver Input A.
Inverting Receiver Input B and Inverted Driver Output B.
Inverting Receiver Input B.
Power Supply (3.3 V ± 0.3 V).
No Connect.
8
7
6
5
A
B
Z
Y
Figure 6. ADM3491 Pin Configuration
GND
GND
NC
RO
RE
DE
DI
NC = NO CONNECT
1
2
3
4
5
6
7
(Not to Scale)
ADM3491
TOP VIEW
14
13
12
10
11
9
8
V
V
A
B
Z
Y
NC
CC
CC