at75c220 ATMEL Corporation, at75c220 Datasheet - Page 54
at75c220
Manufacturer Part Number
at75c220
Description
Smart Internet Appliance Processor Siap
Manufacturer
ATMEL Corporation
Datasheet
1.AT75C220.pdf
(144 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 54 of 144
- Download datasheet (2Mb)
6. Finally, the Link Register (R14_FIQ) is restored into
Note:
Software Interrupt
Any interrupt source of the AIC can be a software interrupt.
It must be programmed to be edge-triggered in order to set
or clear it by writing to the AIC_ISCR and AIC_ICCR. This
is totally independent of the SWI instruction of the
ARM7TDMI processor.
Spurious Interrupt
A spurious interrupt is a signal of very short duration on one
of the interrupt input lines. A spurious interrupt also arises
when an interrupt is triggered and masked in the same
cycle.
54
cleared during this phase in order to de-assert the
NFIQ line.
the PC after decrementing it by 4 (e.g., with instruc-
tion SUB PC, LR, #4). This has the effect of
returning from the interrupt to the step previously
executed, of loading the CPSR with the SPSR and
of masking or unmasking the fast interrupt depend-
ing on the state saved in the SPSR.
that the ARM core was just about to mask FIQ interrupts
when the mask instruction was interrupted. Hence, when
the SPSR is restored, the interrupted instruction is com-
pleted (FIQ is masked).
The F bit in the SPSR is significant. If it is set, it indicates
AT75C220
Spurious Interrupt Sequence
A spurious interrupt is handled by the following sequence
of actions.
1. When an interrupt is active, the AIC asserts the
2. If the IRQ Vector Register (AIC_IVR) is read when
3. If the FIQ Vector Register (AIC_FVR) is read when
4. The Spurious ISR must write an End of Interrupt
5. This causes the ARM7TDMI to jump into the Spuri-
6. During a spurious ISR, the AIC_ISR reads 0.
nIRQ (or nFIQ) line and the ARM7TDMI enters IRQ
(or FIQ) mode. At this moment, if the interrupt
source disappears, the nIRQ (or nFIQ) line is de-
asserted but the ARM7TDMI continues with the
interrupt handler.
the nIRQ is not asserted, the AIC_IVR is read with
the contents of the Spurious Interrupt Vector
Register.
the nFIQ is not asserted, the AIC_FVR is read with
the contents of the Spurious Interrupt Vector
Register.
command as a minimum, however, it is sufficient to
write to the End of Interrupt Command Register
(AIC_EOICR). Until the AIC_EOICR write is
received by the interrupt controller, the nIRQ (or
nFIQ) line is not re-asserted.
ous Interrupt Routine.
Related parts for at75c220
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: