adv7390 Analog Devices, Inc., adv7390 Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
adv7390
Manufacturer Part Number
adv7390
Description
Low Power, Chip Scale 10-bit Sd/hd Video Encoder
Manufacturer
Analog Devices, Inc.
Datasheet
1.ADV7390.pdf
(96 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adv7390BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
adv7390BCPZ-REEL
Manufacturer:
LT
Quantity:
1 000
Company:
Part Number:
adv7390WBCPZ
Manufacturer:
AD
Quantity:
101
DIGITAL TIMING SPECIFICATIONS
V
All specifications T
Table 7.
Parameter
VIDEO DATA AND VIDEO CONTROL PORT
PIPELINE DELAY
RESET CONTROL
1
2
3
4
5
SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition, SDR = single data rate, DDR = dual data rate.
Video Data: P[15:0] for ADV7392/ADV7393 or P[7:0] for ADV7390/ADV7391.
Video Control: HSYNC and VSYNC .
Guaranteed by characterization.
Guaranteed by design.
DD
Data Input Setup Time, t
Data Input Hold Time, t
Control Input Setup Time, t
Control Input Hold Time, t
Control Output Access Time, t
Control Output Hold Time, t
SD
ED
HD
RESET Low Time
= 1.71 V to 1.89 V, PV
CVBS/YC Outputs (2×)
CVBS/YC Outputs (8×)
CVBS/YC Outputs (16×)
Component Outputs (2×)
Component Outputs (8×)
Component Outputs (16×)
Component Outputs (1×)
Component Outputs (4×)
Component Outputs (8×)
Component Outputs (1×)
Component Outputs (2×)
Component Outputs (4×)
1
1
1
5
MIN
to T
12
11
DD
4
MAX
4
12
11
= 1.71 V to 1.89 V, V
4
14
4
(−40°C to +85°C), unless otherwise noted.
4
13
4
2, 3
AA
Conditions
SD
ED/HD-SDR
ED/HD-DDR
ED (at 54 MHz)
SD
ED/HD-SDR
ED/HD-DDR
ED (at 54 MHz)
SD
ED/HD-SDR or ED/HD-DDR
ED (at 54 MHz)
SD
ED/HD-SDR or ED/HD-DDR
ED (at 54 MHz)
SD
ED/HD-SDR, ED/HD-DDR, or ED (at 54 MHz)
SD
ED/HD-SDR, ED/HD-DDR, or ED (at 54 MHz)
SD oversampling disabled
SD oversampling disabled
SD oversampling enabled
SD oversampling disabled
SD oversampling disabled
SD oversampling enabled
ED oversampling disabled
ED oversampling disabled
ED oversampling enabled
HD oversampling disabled
HD oversampling disabled
HD oversampling enabled
= 2.6 V to 3.465 V, V
Rev. 0 | Page 7 of 96
1
DD_IO
ADV7390/ADV7391/ADV7392/ADV7393
= 2.97 V to 3.63 V.
Min
2.1
2.3
2.3
1.7
1.0
1.1
1.1
1.0
2.1
2.3
1.7
1.0
1.1
1.0
4.0
3.5
100
Typ
68
79
67
78
69
84
41
49
46
40
42
44
Max
12
10
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
clock cycles
clock cycles
clock cycles
clock cycles
clock cycles
clock cycles
clock cycles
clock cycles
clock cycles
clock cycles
clock cycles
clock cycles
ns