adv7390 Analog Devices, Inc., adv7390 Datasheet - Page 48

• Manufacturer Part Number: adv7390
• Description: Low Power, Chip Scale 10-bit Sd/hd Video Encoder
• Manufacturer: Analog Devices, Inc.

ADV7390/ADV7391/ADV7392/ADV7393
Programming the F
The subcarrier frequency register value is divided into four F
registers as shown in the previous example. The four subcarrier
frequency registers must be updated sequentially, starting with
Subcarrier Frequency Register 0 and ending with Subcarrier
Frequency Register 3. The subcarrier frequency updates only
after the last subcarrier frequency register byte has been
received by the ADV739x.
Typical F
Table 37 outlines the values that should be written to the
subcarrier frequency registers for NTSC and PAL B/D/G/H/I.
Table 37. Typical F
Subaddress
0x8C
0x8D
0x8E
0x8F
SD NONINTERLACED MODE
Subaddress 0x88, Bit 1
The ADV739x supports a SD noninterlaced mode. Using this
mode, progressive inputs at twice the frame rate of NTSC and
PAL (240p/59.94 Hz and 288p/50 Hz, respectively) can be input
into the ADV739x. The SD noninterlaced mode can be enabled
using Subaddress 0x88, Bit 1.
SC
Values
NTSC/PAL M SYSTEM
Description
F
F
F
F
SC
SC
SC
SC
SC
(525 LINES/60Hz)
(625 LINES/50Hz)
0
1
2
3
HSYNC
FIELD
PIXEL
DATA
SC
INPUT PIXELS
Values
PAL SYSTEM
ANALOG
VIDEO
0x1F
0x7C
0xF0
0x21
NTSC
Y
END OF ACTIVE
VIDEO LINE
C
r
Y
F
F
4 CLOCK
4 CLOCK
EAV CODE
0
0
Figure 65. Square Pixel Mode EAV/SAV Embedded Timing
PAL B/D/G/H/I
0xCB
0x8A
0x09
0x2A
0
0
Figure 66. Square Pixel Mode Active Pixel Timing
X
Y
8
0
1
0
8
0
1
0
Rev. 0 | Page 48 of 96
SC
ANCILLARY DATA
0
0
272 CLOCK
344 CLOCK
F
F
(HANC)
F
F
A
B
A
B
A 27 MHz clock signal must be provided on the CLKIN pin.
Embedded EAV/SAV timing codes or external horizontal and
vertical synchronization signals provided on the HSYNC and
VSYNC pins can be used to synchronize the input pixel data.
All input configurations, output configurations, and features
available in NTSC and PAL modes are available in SD noninter-
laced mode.
For 240p/59.94 Hz input, the ADV739x should be configured for
NTSC operation and Subaddress 0x88, Bit 1 should be set to 1.
For 288p/50 Hz input, the ADV739x should be configured for
PAL operation and Subaddress 0x88, Bit 1 should be set to 1.
SD SQUARE PIXEL MODE
Subaddress 0x82, Bit 4
The ADV739x can be used to operate in square pixel mode
(Subaddress 0x82, Bit 4). For NTSC operation, an input clock of
24.5454 MHz is required. Alternatively, for PAL operation, an
input clock of 29.5 MHz is required. The internal timing logic
adjusts accordingly for square pixel mode operation.
In square pixel mode, the timing diagrams shown in Figure 65
and Figure 66 apply.
A
B
8
0
1
0
8
0
1
0
SAV CODE
4 CLOCK
F
F
4 CLOCK
START OF ACTIVE
0
0
NTSC = 236 CLOCK CYCLES
PAL = 308 CLOCK CYCLES
VIDEO LINE
0
0
X
Y
C
b
Cb
Y C
1280 CLOCK
1536 CLOCK
r
Y
Y
C
b
Y
Cr
C
r
Y
Y
C
b