ltc2208iup-trpbf Linear Technology Corporation, ltc2208iup-trpbf Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/3/389/linear_technology_corporation_sml.jpg)
ltc2208iup-trpbf
Manufacturer Part Number
ltc2208iup-trpbf
Description
16-bit, 130msps Adc
Manufacturer
Linear Technology Corporation
Datasheet
1.LTC2208IUP-TRPBF.pdf
(32 pages)
APPLICATIO S I FOR ATIO
PC BOARD
Figure 14. Descrambling a Scrambled Digital Output
LTC2208
ANALOG
INPUT
U
CLKOUT
D15/D0
D14/D0
D2/D0
D1/D0
AIN
AIN
OF
D0
+
–
U
Figure 15. Functional Equivalent Block Diagram of Internal Dither Circuit
LTC2208
CLOCK/DUTY
ENC
FPGA
CONTROL
AMP
S/H
CYCLE
+
W
ENC
–
•
•
•
U
D15
D14
D2
D1
D0
2208 F14
PRECISION
PIPELINED
ADC CORE
16-BIT
DAC
Internal Dither
The LTC2208 is a 16-bit ADC with a very linear transfer
function; however, at low input levels even slight imperfec-
tions in the transfer function will result in unwanted tones.
Small errors in the transfer function are usually a result
of ADC element mismatches. An optional internal dither
mode can be enabled to randomize the input location on
the ADC transfer curve, resulting in improved SFDR for
low signal levels.
As shown in Figure 15, the output of the sample-and-hold
amplifi er is summed with the output of a dither DAC. The
dither DAC is driven by a long sequence pseudo-random
number generator; the random number fed to the dither
DAC is also subtracted from the ADC result. If the dither
DAC is precisely calibrated to the ADC, very little of the
dither signal will be seen at the output. The dither signal
that does leak through will appear as white noise. The dither
DAC is calibrated to result in less than 0.5dB elevation in
the noise fl oor of the ADC, as compared to the noise fl oor
with dither off.
SUMMATION
DIGITAL
PSEUDO-RANDOM
LOW = DITHER OFF
HIGH = DITHER ON
MULTIBIT DEEP
DITHER ENABLE
GENERATOR
NUMBER
DRIVERS
OUTPUT
DITH
2208 F15
CLKOUT
D15
OF
D0
•
•
•
LTC2208
25
2208fb