CA3290A Intersil, CA3290A Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
CA3290A
Manufacturer Part Number
CA3290A
Description
BiMOS Dual Voltage Comparators
Manufacturer
Intersil
Datasheet
1.CA3290A.pdf
(8 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CA3290AE
Manufacturer:
SHARP
Quantity:
2 800
Part Number:
CA3290AE
Manufacturer:
HARRIS
Quantity:
20 000
Company:
Part Number:
CA3290AS
Manufacturer:
HARRIS
Quantity:
5 510
Part Number:
CA3290AS
Manufacturer:
RCA
Quantity:
20 000
Company:
Part Number:
CA3290AT3
Manufacturer:
DIODES
Quantity:
6 000
Their gate source potentials (V
bus from the biasing circuit shown in the right hand portion of
the Schematic Diagram. The currents supplied by Q
Q
geometries are appropriately scaled to provide the requisite
currents with common V
Operating Considerations
Input Circuit
The use of MOS transistors in the input stage of the CA3290
series circuits provides the user with the following features
for comparator applications:
Although the CA3290 employs rugged bipolar (zener) diodes
for protection of the input circuit, the input terminal currents
should not exceed 1mA. Appropriate series connected
limiting resistors should be used in circuits where greater
current flows might exist, allowing the signal input voltage to
be greater than the supply voltage without damaging the
circuit.
Output Circuit
The output of the CA3290 is the open collector of an n-p-n
transistor, a feature providing flexibility in a broad range of
comparator applications. An output ORing function can be
implemented by parallel connection of the open collectors.
An output pull-up resistor can be connected to a power
supply having a voltage range within the rating of the
particular CA3290 in use; the magnitude of this voltage may
be set at a value which is independent of that applied to the
V+ terminal of the CA3290.
Parasitic Oscillations
The ideal comparator has, among other features, ultra high
input impedance, high gain, and wide bandwidth. These
desirable characteristics may, however, produce parasitic
oscillations unless certain precautions are observed to
V
1. Ultra high input impedance ( 1.7T );
2. The availability of common mode rejection for input signals
3. Retention of the in phase relationship of the input and out-
I
FIGURE 4. BASIC CIRCUIT DIAGRAM FOR ONE OF THE TWO
12
+
D
at potentials below that of the negative power supply rail;
put signals for input signals below the negative rail.
are twice those supplied by Q
1
D
2
Q
V+
P1
COMPARATORS
Q
I
50 A
1
5
Q
2
GS
V-
Q
applied to Q
I
3
100 A
2
Q
GS
5
6
) are supplied by a common
9
and Q
9
D
I
Q
50 A
3
through Q
3
11
P4
. The transistor
D
4
V
I
-
10
12
Q
CA3290, CA3290A
7
.
and
I
4
100 A
Q
8
V
O
minimize the stray capacitive coupling between the input and
output terminals. Parasitic oscillations manifest themselves
during the output voltage transition intervals as the
comparator switches states. For high source impedances,
stray capacitance can induce parasitic oscillations. The
addition of a small amount (1mV to 10mV) of positive
feedback (hysteresis) produces a faster transition, thereby
reducing the likelihood of parasitic oscillations. Furthermore,
if the input signal is a pulse waveform, with relatively rapid
rise and fall times, parasitic tendencies are reduced.
When dual comparators, like the CA3290, are packaged in an
8 lead configuration, the output terminal of each comparator is
adjacent to an input terminal. The lead-to-lead capacitance is
approximately 1pF, which may be sufficient to cause
undesirable feedback effects in certain applications. Circuit
factors such as impedance levels, supply voltage, switching
rate, etc., may increase the possibility of parasitic oscillations.
To minimize this potential oscillatory condition, it is
recommended that for source impedances greater than 1k a
capacitor ( 1pF - 2pF) be connected between the appropriate
input terminal and the output terminal. (See Figure 1.)
If either comparator is unused, its input terminals should also
be tied to either the V+ or V- supply rail.
Typical Applications
Light Controlled One-Shot Timer
In Figure 5 one comparator (A
sense a change in photo diode current. The other
comparator (A
triggered by the output of A
switch to a low state for approximately 60 seconds after the
light source to the photo diode has been interrupted. The
circuit operates at normal room lighting levels. The
sensitivity of the circuit may be adjusted by changing the
values of R
constant to insure constant reverse voltage bias on the
photo diode.
R
2M
R
1
1.5M
2
FIGURE 5. LIGHT CONTROLLED ONE-SHOT TIMER
+15V
C30809
15
k
15k
1
3
2
and R
A
2
+15V
1
) is configured as a one-shot timer and is
CA3290
+
-
2
8
4
. The ratio of R
1M
+15V
1
. The output of the circuit will
1
1N914
0.01 F
+15V
1
) of the CA3290 is used to
140k
1N914
60M
1
to R
2
5
6
should be
A
10k
2
X 60s TIME
CA3290
+
-
1.0 F
3.3k
+15V
7