LM3S1937-IBZ50 Luminary Micro, Inc, LM3S1937-IBZ50 Datasheet - Page 266
LM3S1937-IBZ50
Manufacturer Part Number
LM3S1937-IBZ50
Description
Lm3s1937 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet
1.LM3S1937-IBZ50.pdf
(524 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LM3S1937-IBZ50-A2
Manufacturer:
TI
Quantity:
269
Company:
Part Number:
LM3S1937-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
LM3S1937-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
- Current page: 266 of 524
- Download datasheet (6Mb)
Analog-to-Digital Converter (ADC)
12.2.2
12.2.2.1 Interrupts
12.2.2.2 Prioritization
12.2.2.3 Sampling Events
266
For a given sample sequence, each sample is defined by two 4-bit nibbles in the ADC Sample
Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control
(ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn
nibbles select the input pin, while the ADCSSCTLn nibbles contain the sample control bits
corresponding to parameters such as temperature sensor selection, interrupt enable, end of
sequence, and differential input mode. Sample Sequencers are enabled by setting the respective
ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register, but can be configured
before being enabled.
When configuring a sample sequence, multiple uses of the same input pin within the same sequence
is allowed. In the ADCSSCTLn register, the Interrupt Enable (IE) bits can be set for any
combination of samples, allowing interrupts to be generated after every sample in the sequence if
necessary. Also, the END bit can be set at any point within a sample sequence. For example, if
Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing
Sequencer 0 to complete execution of the sample sequence after the fifth sample.
After a sample sequence completes execution, the result data can be retrieved from the ADC
Sample Sequence Result FIFO (ADCSSFIFOn) registers. The FIFOs are simple circular buffers
that read a single address to "pop" result data. For software debug purposes, the positions of the
FIFO head and tail pointers are visible in the ADC Sample Sequence FIFO Status (ADCSSFSTATn)
registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored
using the ADCOSTAT and ADCUSTAT registers.
Module Control
Outside of the Sample Sequencers, the remainder of the control logic is responsible for tasks such
as interrupt generation, sequence prioritization, and trigger configuration.
Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider
is configured automatically by hardware when the system XTAL is selected. The automatic clock
divider configuration targets 16.667 MHz operation for all Stellaris
The Sample Sequencers dictate the events that cause interrupts, but they don't have control over
whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signal
is controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt
status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which
shows the raw status of a Sample Sequencer's interrupt signal, and the ADC Interrupt Status and
Clear (ADCISC) register, which shows the logical AND of the ADCRIS register’s INR bit and the
ADCIM register’s MASK bits. Interrupts are cleared by writing a 1 to the corresponding IN bit in
ADCISC.
When sampling events (triggers) happen concurrently, they are prioritized for processing by the
values in the ADC Sample Sequencer Priority (ADCSSPRI) register. Valid priority values are in
the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active Sample
Sequencer units with the same priority do not provide consistent results, so software must ensure
that all active Sample Sequencer units have a unique priority value.
Sample triggering for each Sample Sequencer is defined in the ADC Event Multiplexer Select
(ADCEMUX) register. The external peripheral triggering sources vary by Stellaris
Preliminary
®
devices.
®
family member,
July 25, 2008
Related parts for LM3S1937-IBZ50
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Lm3s1110 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1133 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1138 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1150 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1162 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1165 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1332 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1435 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1439 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1512 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1538 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1601 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1607 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1608 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Lm3s1620 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet: