LM3S5652 Luminary Micro, Inc, LM3S5652 Datasheet - Page 17

• Manufacturer Part Number: LM3S5652
• Description: Lm3s5652 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Watchdog Timer ........................................................................................................................... 320
Register 1:
Register 2:
Register 3:
Register 4:
Register 5:
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Analog-to-Digital Converter (ADC) ............................................................................................. 343
Register 1:
Register 2:
Register 3:
Register 4:
Register 5:
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
June 02, 2008
GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 ................................................ 309
GPTM Interrupt Clear (GPTMICR), offset 0x024 .............................................................. 310
GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 ................................................. 312
GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C ................................................ 313
GPTM TimerA Match (GPTMTAMATCHR), offset 0x030 ................................................... 314
GPTM TimerB Match (GPTMTBMATCHR), offset 0x034 .................................................. 315
GPTM TimerA Prescale (GPTMTAPR), offset 0x038 ........................................................ 316
GPTM TimerB Prescale (GPTMTBPR), offset 0x03C ....................................................... 317
GPTM TimerA (GPTMTAR), offset 0x048 ........................................................................ 318
GPTM TimerB (GPTMTBR), offset 0x04C ....................................................................... 319
Watchdog Load (WDTLOAD), offset 0x000 ...................................................................... 323
Watchdog Value (WDTVALUE), offset 0x004 ................................................................... 324
Watchdog Control (WDTCTL), offset 0x008 ..................................................................... 325
Watchdog Interrupt Clear (WDTICR), offset 0x00C .......................................................... 326
Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 .................................................. 327
Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 ............................................. 328
Watchdog Test (WDTTEST), offset 0x418 ....................................................................... 329
Watchdog Lock (WDTLOCK), offset 0xC00 ..................................................................... 330
Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 ................................. 331
Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 ................................. 332
Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 ................................. 333
Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC ................................ 334
Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 ................................. 335
Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 ................................. 336
Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 ................................. 337
Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC ................................. 338
Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 .................................... 339
Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 .................................... 340
Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 .................................... 341
Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC .................................. 342
ADC Active Sample Sequencer (ADCACTSS), offset 0x000 ............................................. 351
ADC Raw Interrupt Status (ADCRIS), offset 0x004 ........................................................... 352
ADC Interrupt Mask (ADCIM), offset 0x008 ..................................................................... 353
ADC Interrupt Status and Clear (ADCISC), offset 0x00C .................................................. 354
ADC Overflow Status (ADCOSTAT), offset 0x010 ............................................................ 355
ADC Event Multiplexer Select (ADCEMUX), offset 0x014 ................................................. 356
ADC Underflow Status (ADCUSTAT), offset 0x018 ........................................................... 359
ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020 ............................................. 360
ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028 ................................. 361
ADC Sample Averaging Control (ADCSAC), offset 0x030 ................................................. 362
ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ............... 363
ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ........................................ 365
ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ................................ 368
ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 ................................ 368
ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 ................................ 368
ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8 ............................... 368
Preliminary
LM3S5652 Microcontroller
17