BR24L01 Rohm, BR24L01 Datasheet - Page 8

no-image

BR24L01

Manufacturer Part Number
BR24L01
Description
1288 bit electrically erasable PROM
Manufacturer
Rohm
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
BR24L01A
Manufacturer:
ROHM
Quantity:
1 000
Part Number:
BR24L01A
Manufacturer:
ROHM/罗姆
Quantity:
20 000
Part Number:
BR24L01A-W
Manufacturer:
Rohm
Quantity:
1 400
Part Number:
BR24L01AF-WE2
Manufacturer:
ROHM Semiconductor
Quantity:
1 835
Part Number:
BR24L01AF-WE2
Manufacturer:
ROHM
Quantity:
21 523
Part Number:
BR24L01AF-WE2
Manufacturer:
ROHM
Quantity:
1 000
Part Number:
BR24L01AF-WE2
Manufacturer:
ROHM
Quantity:
1 000
Part Number:
BR24L01AF-WE2
Manufacturer:
ROHM
Quantity:
1 000
Part Number:
BR24L01AF-WE2
Manufacturer:
ROHM/罗姆
Quantity:
20 000
Company:
Part Number:
BR24L01AF-WE2
Quantity:
5 000
Company:
Part Number:
BR24L01AF-WE2
Quantity:
1 463
Part Number:
BR24L01AFJ-WE2
Manufacturer:
ROHM
Quantity:
3 708
Part Number:
BR24L01AFV
Manufacturer:
ZETEX
Quantity:
500
Part Number:
BR24L01AFV-W000BE2
Manufacturer:
ROHM
Quantity:
2 500
Part Number:
BR24L01AFV-WE2
Manufacturer:
ROHM/罗姆
Quantity:
20 000
Memory ICs
1) Start condition (Recognition of start bit)
2) Stop condition (Recognition of stop bit)
3) Notice about write command
4) Device addressing
5) Write protect (WP)
Device operation
All commands are proceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH.
The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command
All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is
In the case that stop condition is not executed in WRITE mode, transferred data will not be written in a memory.
Following a START condition, the master output the slave address to be accessed.
The most significant four bits of the slave address are the “device type identifier”, for this device it is fixed as “1010”.
The next three bit (device address) identify the specified device on the bus.
The last bit of the stream (R/W - - - READ / WRITE) determines the operation to be performed. When set to “1”, a read
until this condition has been met. (See Fig.4 SYNCHRONOUS DATA TIMING)
HIGH. (See Fig.4 SYNCHRONOUS DATA TIMING)
The device address is defined by the state of A0, A1 and A2 input pins. This IC works only when the device address
inputted from SDA pin correspond to the state of A0, A1 and A2 input pins. Using this address scheme, up to eight
device may be connected to the bus. The last bit of the stream (R/W - - - READ / WRITE) determines the operation to
the performed.
operation is selected ; when set to “0”, a write operation is selected.
When WP pin set to V
When WP pin set to GND (L level), enable to write 128 words (all address).
Either control this pin or connect to GND (or V
R / W set to “0” - - - - - - WRITE (including word address input of Random Read)
R / W set to “1” - - - - - - READ
1010
A2
CC
(H level), write protect is set for 128 words (all address).
A1
BR24L01A-W / BR24L01AF-W / BR24L01AFJ-W /
A0
CC
). It is inhibited from being left unconnected.
R / W
BR24L01AFV-W / BR24L01AFVM-W
8/25

Related parts for BR24L01