MAX1845 Maxim, MAX1845 Datasheet - Page 16

no-image

MAX1845

Manufacturer Part Number
MAX1845
Description
Dual / High-Efficiency / Step-Down Controller with Accurate Current Limit
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX1845EEI
Manufacturer:
TEMIC
Quantity:
206
Part Number:
MAX1845EEI
Manufacturer:
MAX
Quantity:
1 000
Part Number:
MAX1845EEI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1845EEI+T
Manufacturer:
ST
Quantity:
200
Part Number:
MAX1845EEI+T
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1845ETX
Manufacturer:
MAXIM
Quantity:
1 773
Part Number:
MAX1845ETX
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1845ETX+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1845ETX-TG096
Manufacturer:
MAXIM/美信
Quantity:
20 000
Dual, High-Efficiency, Step-Down
Controller with Accurate Current Limit
Figure 4. Pulse-Skipping/Discontinuous Crossover Point
16
be a low-resistance, low-inductance path from the DL
driver to the MOSFET gate for the adaptive dead-time
circuit to work properly. Otherwise, the sense circuitry
in the MAX1845 will interpret the MOSFET gate as “off”
while there is actually still charge left on the gate. Use
very short, wide traces measuring 10 to 20 squares (50
to 100 mils wide if the MOSFET is 1 inch from the
MAX1845).
The dead time at the other edge (DH turning off) is
determined by a fixed 35ns (typ) internal delay.
The internal pulldown transistor that drives DL low is
robust, with a 0.5Ω typical on-resistance. This helps
prevent DL from being pulled up during the fast rise-
time of the inductor node, due to capacitive coupling
from the drain to the gate of the low-side synchronous-
rectifier MOSFET. However, for high-current applica-
tions, some combinations of high- and low-side FETs
might be encountered that will cause excessive gate-
drain coupling, which can lead to efficiency-killing,
EMI-producing shoot-through currents. This is often
remedied by adding a resistor in series with BST, which
increases the turn-on time of the high-side FET without
degrading the turn-off time (Figure 6).
Power-on reset (POR) occurs when V
approximately 2V, resetting the fault latch and soft-start
counter and preparing the PWM for operation. V
undervoltage lockout (UVLO) circuitry inhibits switch-
ing. DL is low if the overvoltage protection (OVP) is dis-
abled. DL is high if the overvoltage protection is
enabled (see the Output Overvoltage Protection sec-
tion) when V
nal digital soft-start timer begins to ramp up the
maximum allowed current limit. The ramp occurs in five
steps: 20%, 40%, 60%, 80%, and 100%; 100% current
is available after 1.7ms ±50%.
______________________________________________________________________________________
0
∆i
∆t
ON-TIME
CC
=
V
rises above 4.2V, whereupon an inter-
BATT
L
-V
OUT
POR, UVLO, and Soft-Start
TIME
I
PEAK
CC
I
LOAD
= I
rises above
PEAK
/2
CC
A continuously adjustable analog soft-start function can
be realized by adding a capacitor in parallel with the
ILIM external resistor-divider network. This soft-start
method requires a minimum interval between power-
down and power-up to discharge the capacitor.
The PGOOD window comparator continuously monitors
the output voltage for both overvoltage and undervolt-
age conditions. In shutdown, standby, and soft-start,
PGOOD is actively held low. After a digital soft-start
has terminated, PGOOD is released when the output is
within 10% of the error-comparator threshold. The
PGOOD output is a true open-drain type with no para-
sitic ESD diodes. Note that the PGOOD window detec-
tor is independent of the output overvoltage and
undervoltage protection (UVP) thresholds.
The output voltage can be continuously monitored for
overvoltage. When overvoltage protection is enabled, if
the output exceeds the overvoltage threshold, overvolt-
age protection is triggered and the DL low-side gate-
drivers are forced high. This activates the low-side
MOSFET switch, which rapidly discharges the output
capacitor and reduces the input voltage.
Note that DL latching high causes the output voltage to
dip slightly negative when energy has been previously
stored in the LC tank circuit. For loads that cannot toler-
ate a negative voltage, place a power Schottky diode
across the output to act as a reverse polarity clamp.
Connect OVP to GND to enable the default trip level of
114% of the nominal output. To adjust the overvoltage
protection trip level, apply a voltage from 1V (100%) to
1.8V (180%) at OVP. Disable the overvoltage protection
by connecting OVP to V
Figure 5. ‘‘Valley’’ Current-Limit Threshold Point
0
Output Overvoltage Protection
Power-Good Output (PGOOD)
TIME
CC
.
I
PEAK
I
I
LOAD
LIMIT

Related parts for MAX1845