XR17C158 Exar Corporation, XR17C158 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
XR17C158
Manufacturer Part Number
XR17C158
Description
Eight-channel Pci-based (UART)
Manufacturer
Exar Corporation
Datasheet
1.XR17C158.pdf
(51 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XR17C158CV
Manufacturer:
EXAR
Quantity:
15
Company:
Part Number:
XR17C158CV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XR17C158CV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XR17C158IV-F
Manufacturer:
TI
Quantity:
265
Company:
Part Number:
XR17C158IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
XR17C158
REV. 1.0.0
SPACE ,
A
DDRESS
0x18h
0x0C
0x1C
0x00
0x04
0x08
0x10
0x14
0x20
0x24
31:16
15:0
31
30
29:28
27
26:25
24
23
22:16
15:9,7,5
,4,3,2
8
6
1
0
31:8
7:0
31:24
23:16
15:8
7:0
31:12
11:0
31:0
31:0
31:0
31:0
31:0
PCI BUS OCTAL UART
B
ITS
R-Reset
RWR
RWR
RWC
RWC
RWR
RWR
RWR
RWR
T
T
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
YPE
ABLE
1
1
1: PCI L
Device ID (Exar device ID number)
Vendor ID (Exar) specified by PCISIG
Parity error detected. Cleared by writing a logic 1.
System error detected. Cleared by writing a logic 1.
Unused
Target Abort. Set whenever 158 teminates with a target abort.
DEVSEL# timing.
Unimplemented bus master error reporting bit
Fast back to back transactions are supported
Reserved Status bits
Command bits (reserved)
SERR# driver enable. Logic 1=enable driver and 0=disable driver
Parity error enable. Logic 1=respond to parity error and 0=ignore
Command controls a device’s response to mem space accesses:
0=disable mem space accesses, 1=enable mem space accesses
Device’s response to I/O space accesses is disabled.
(0 = disable I/O space accesses)
Class Code (Simple 550 Communication Controller).
Revision ID (Exar device revision number)
BIST (Built-in Self Test)
Header Type (a single function device with one BAR)
Unimplemented Latency Timer (needed only for bus master)
Unimplemented Cache Line Size
Memory Base Address Register (BAR)
Claims a 4K address space for the memory mapped UARTs
Unimplemented Base Address Register (returns zeros)
Unimplemented Base Address Register (returns zeros)
Unimplemented Base Address Register (returns zeros)
Unimplemented Base Address Register (returns zeros)
Unimplemented Base Address Register (returns zeros)
OCAL
B
US
C
ONFIGURATION
9
D
ESCRIPTION
S
PACE
R
EGISTERS
PRELIMINARY
R
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
ESET
0x070002
000 0000
0x13A8
0x0158
0x0000
0x000
(
0x00
0000
0x01
0x00
0x00
0x00
0x00
HEX
00
0
0
1
0
0
0
0
V
ALUE
)