L9349 STMicroelectronics, L9349 Datasheet
L9349
Available stocks
Related parts for L9349
L9349 Summary of contents
Page 1
... D3 00AT0025 September 2002 and 300m DESCRIPTION The L9349 is a monolithic integrated quad low side driver realized in an advanced MultipowerBCD mixed technology. The device is intended to drive valves in automotive environment. The inputs are P compatible. Particular care has been taken to protect the device against failures, to avoid electromagnetic interferences and to offer ex- tensive real time diagnostic ...
Page 2
... L9349 PIN CONNECTION PGND OUT1 OUT2 PGND 00AT0026 PIN DESCRIPTION N° Pin 1 PGND Power Ground 2 Out1 Output 1 (5A Diagnostic 1 4 IN4 Input Supply Voltage 6 NC Not Connected 7 IN3 Input Diagnostic 2 9 Out2 Output 2 (5A) 10 PGND Power Ground 11 PGND ...
Page 3
... T jDIS -55 to 150 180 to 210 +-2 +-4 Min. Typ. Max. 4 -40 150 150 T jDIS L9349 Unit °C/W Unit °C °C °C °C ° Unit V °C °C ...
Page 4
... L9349 ELECTRICAL CHARACTERISTICS (V = 4.5 to 32V; -40° Symbol Parameter Supply I DC Supply Current Off EN = 1.0V VS OFF I DC Supply Current Diagnostic Outputs Diagnostic Output Low DL Voltage I Diagnostic Output DLE Leakage Current Outputs Out 1 - Out 4 R Output On Resistance DSON ...
Page 5
... S 3) Fig Fig. 2 9V< V <16V, Fig 3 S 9V< V <16V, Fig 16V D Values T Values Typ. Max. Min. Max 100 L9349 Unit 5/12 ...
Page 6
... SGND or PGND loss CIRCUIT DESCRIPTION The L9349 is a quad low side driver for inductive loads like valves in automotive environment. The internal pull down current sources at the ENable and INput pins assure in case of open input conditions that the device is switched off. An output voltage slope limitation for du/dt is implemented to reduce the EMI. An integrated active flyback voltage limitation clamps the output voltage during the flyback phase ...
Page 7
... Figure 1. t Clamping Time EO V O1-4 V OCL V S 00AT0027 ON State OFF State EN and IN, HIGH = LOW min. Filter Reset done by time 4 s INx = “LOW” INx = “LOW” INx = “LOW” L9349 t 7/12 ...
Page 8
... L9349 Figure 2. Output Slope (resistive load for testing OUT 0.85V S V OUV 0.15V S V DIAG V D 0.5V D 00AT0030 Figure 3. Timing ( DOL DIOU OOC I OUC DIOU 00AT0032 8/12 t OFF H-L Diag ) Open Load Current ...
Page 9
... Figure 4. Block Diagram - Open Load Voltage Detection IN 1 00AT0033 V Batt OUT1 OUT4 (OUT2) (OUT3 55% Enable R S Latch UV1 Latch Q VO UV4 L9349 IN 4 9/12 ...
Page 10
... L9349 Figure 5. Logic Diagram 00AT0034 Figure 6. Application Circuit Diagram + I/O IN1 I/O D1 I/O EN I/O IN4 +5V I Controller +5V I/O IN2 I/O D2 +5V I/O IN3 I/O D3 GND 00AT0035 10/12 Channel 1 52V Output Control Overtemp R Delay Q S Overload Time Diagnostic Openload Control Channel 4 Channel 2 Channel 3 ...
Page 11
... A e DETAIL B 11 BOTTOM VIEW PSO20MEC OUTLINE AND MECHANICAL DATA JEDEC MO-166 PowerSO20 DETAIL A lead slug a3 DETAIL B 0.35 Gage Plane - SEATING PLANE L G (COPLANARITY L9349 C 0056635 11/12 ...
Page 12
... L9349 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...