DS2431 Maxim, DS2431 Datasheet - Page 20

no-image

DS2431

Manufacturer Part Number
DS2431
Description
The DS2431 is a 1024-bit, 1-Wire® EEPROM chip organized as four memory pages of 256 bits each
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2431
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2431+
Manufacturer:
LT
Quantity:
12 200
Part Number:
DS2431+
Manufacturer:
Maxim
Quantity:
35 020
Part Number:
DS2431+
Manufacturer:
MAXIM
Quantity:
10 000
Part Number:
DS2431+
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2431+
0
Company:
Part Number:
DS2431+
Quantity:
40 000
Part Number:
DS2431+T&R
Manufacturer:
MAXIM
Quantity:
6 000
Part Number:
DS2431+T&R
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS2431A
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS2431G+T
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
DS2431G+T
Quantity:
37
Part Number:
DS2431G+U
Manufacturer:
MAXIM
Quantity:
2 000
Part Number:
DS2431GA+
0
Part Number:
DS2431GB+T
Manufacturer:
MAXIM
Quantity:
3 000
Part Number:
DS2431P+
Manufacturer:
MAXIM
Quantity:
7 692
Part Number:
DS2431P+
Manufacturer:
ST
0
1024-Bit, 1-Wire EEPROM
by the bus master. The DS2431 transmits this CRC only
if E[2:0] = 111b.
With the Read Scratchpad command, the CRC is gen-
erated by first clearing the CRC generator and then
shifting in the command code, the target addresses
Figure 13. CRC-16 Hardware Description and Polynomial
20
<8–T[2:0] bytes>
X
<Data to EOM>
______________________________________________________________________________________
8
Programming
X
0
SYMBOL
AA Loop
FF Loop
CRC-16
STAGE
TA-E/S
Select
9TH
CPS
RST
STAGE
WS
RM
PD
RS
TA
1ST
X
9
X
1
STAGE
10TH
Command-Specific 1-Wire Communication Protocol—Legend
STAGE
2ND
1-Wire reset pulse generated by master.
1-Wire presence pulse generated by slave.
Command and data to satisfy the ROM function protocol.
Command "Write Scratchpad."
Command "Read Scratchpad."
Command "Copy Scratchpad."
Command "Read Memory."
Target address TA1, TA2.
Target address TA1, TA2 with E/S byte.
Transfer of as many bytes as needed to reach the end of the scratchpad for a given target address.
Transfer of as many data bytes as are needed to reach the end of the memory.
Transfer of an inverted CRC-16.
Indefinite loop where the master reads FF bytes.
Indefinite loop where the master reads AA bytes.
Data transfer to EEPROM; no activity on the 1-Wire bus permitted during this time.
X
10
STAGE
11TH
X
11
X
2
STAGE
12TH
STAGE
3RD
X
POLYNOMIAL = X
12
X
3
STAGE
13TH
STAGE
4TH
X
13
16
X
+ X
4
STAGE
14TH
15
TA1 and TA2, the E/S byte, and the scratchpad data as
they were sent by the DS2431. The DS2431 transmits
this CRC only if the reading continues through the end
of the scratchpad. For more information on generating
CRC values, refer to Application Note 27.
STAGE
+ X
5TH
DESCRIPTION
2
+ 1
X
14
X
5
STAGE
15TH
STAGE
6TH
X
6
STAGE
7TH
X
15
X
INPUT DATA
7
STAGE
16TH
STAGE
8TH
X
16
CRC OUTPUT

Related parts for DS2431