ADUC7126 Analog Devices, ADUC7126 Datasheet - Page 65

no-image

ADUC7126

Manufacturer Part Number
ADUC7126
Description
Precision Analog Microcontroller, 12-Bit Analog I/O, Large Memory, ARM7TDMI MCU with Enhanced IRQ Handler
Manufacturer
Analog Devices
Datasheet

Specifications of ADUC7126

Mcu Core
ARM7 TDMI
Mcu Speed (mips)
40
Gpio Pins
40
Adc # Channels
16
Other
PWM

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC7126BSTZ126
Manufacturer:
Analog Devices Inc
Quantity:
135
Part Number:
ADUC7126BSTZ126
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADUC7126BSTZ126-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADUC7126BSTZ126I
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADUC7126BSTZ126I
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7126BSTZ126IRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
COM1STA0 Register
Name:
Address:
Default Value:
Access:
COM1STA0 is the line status register for UART1.
Table 97. COMxSTA0 MMR Bit Descriptions
Bit
11
10
9
8
7
6
5
4
3
2
Name
RX_error
RX_timeout
RX_triggered
TX_full
TX_half_empty
TEMT
THRE
BI
FE
PE
Description
Set automatically if PE, FE, or BI is set.
Cleared automatically when PE, FE, and
BI are cleared .
Only for FIFO mode. Set automatically if
there is at least one byte in the Rx FIFO
and there is no access to the Rx FIFO in
the next 4-byte accessing cycle.
Only for FIFO mode. Set automatically if
the Rx FIFO number exceeds the trigger
level, which is configured by the FIFO
control register COMxFCR[7:5]. Cleared
automatically when the Rx FIFO number
is equal to or less than the trigger level.
Only for FIFO mode. Set automatically if
Tx FIFO is full. Cleared automatically
when Tx FIFO is not full.
Only for FIFO mode. Set automatically if
the Tx FIFO is half empty (number of
bytes in Tx FIFO ≤ 8). Cleared automati-
cally when the Tx FIFO received bytes is
more than eight bytes.
COMxTX empty status bit.
For non-FIFO mode, both THR and TSR
are empty.
For FIFO mode, both Tx FIFO and TSR are
empty.
COMxTX and transmitter shift register
empty.
For non-FIFO mode, transmitter hold
register (THR) empty or the content of
THR has been transferred to the
transmitter shift register (TSR).
For FIFO mode, Tx FIFO is empty, or the
last character in the FIFO has been
transferred to the transmitter shift
register (TSR).
Break error.
Set when SINx is held low for more than
the maximum word length.
Cleared automatically.
Framing error.
Set when an invalid stop bit occurs.
Cleared automatically.
Parity error.
Set when a parity error occurs.
Cleared automatically.
COM1STA0
0xFFFF0754
0xE0
Read only
Rev. B | Page 65 of 104
Bit
1
0
COM0STA1 Register
Name:
Address:
Default Value:
Access:
COM0STA1 is a modem status register.
COM1STA1 Register
Name:
Address:
Default Value:
Access:
COM1STA1 is a modem status register.
Table 98. COMxSTA1 MMR Bit Descriptions
Bit
7
6
5
4
3
2
1
0
Name
OE
DR
Name
DCD
RI
DSR
CTS
DDCD
TERI
DDSR
DCTS
Description
Data carrier detect.
Ring indicator.
Data set ready.
Clear to send.
Delta DCD. Set automatically if DCD changed
state since last COMxSTA1 read. Cleared
automatically by reading COMxSTA1.
Trailing edge RI. Set if RI changed from 0 to 1
since COMxSTA1 last read. Cleared automatically
by reading COMxSTA1.
Delta DSR. Set automatically if DSR changed state
since COMxSTA1 last read. Cleared automatically
by reading COMxSTA1.
Delta CTS. Set automatically if CTS changed state
since COMxSTA1 last read. Cleared automatically
by reading COMxSTA1.
Description
Overrun error.
For non-FIFO mode, set automatically if
data is overwritten before being read.
Cleared automatically.
For FIFO mode, set automatically if an
overrun error has been detected. An
overrun error occurs only after the FIFO
is full and the next character has been
completely received in the shift register.
The new character overwrites the
character in the shift register, but it is
not transferred to the FIFO.
Data ready.
For non-FIFO mode, set automatically
when COMxRX is full. Cleared by reading
COMxRX.
For FIFO mode, set automatically when
there is at least one unread byte in the
COMxRX.
ADuC7124/ADuC7126
COM0STA1
0xFFFF0718
0x00
Read only
COM1STA1
0xFFFF0758
0x00
Read only

Related parts for ADUC7126