PALC22V10-35PC Cirrus Logic, Inc., PALC22V10-35PC Datasheet
![no-image](/images/manufacturer_photos/0/1/142/cirrus_logic__inc__sml.jpg)
PALC22V10-35PC
Related parts for PALC22V10-35PC
PALC22V10-35PC Summary of contents
Page 1
Features • Low power — max. commercial (10 ns) — 130 mA max. commercial (5 ns) • CMOS Flash EPROM technology for electrical erasabil- ity and reprogrammability • Variable product terms — 2 x(8 through 16) product terms ...
Page 2
Selection Guide Generic Part Number PALCE22V10-5 PALCE22V10-7 PALCE22V10-10 PALCE22V10-15 PALCE22V10-25 Functional Description (continued) The PALCE22V10 is executed in a 24-pin 300-mil molded DIP, a 300-mil cerDIP, a 28-lead square ceramic leadless chip car- rier, a 28-lead square plastic leaded chip ...
Page 3
Macrocell Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Storage Temperature .................................– +150 C Ambient Temperature with Power Applied.............................................– +125 C Supply Voltage to ...
Page 4
Electrical Characteristics Over the Operating Range Parameter Description V Output HIGH Voltage OH V Output LOW Voltage OL V Input HIGH Level IH [4] V Input LOW Level IL I Input Leakage Current IX I Output Leakage Current OZ ...
Page 5
AC Test Loads and Waveforms R1238 (319 MIL) 5V OUTPUT R2170 C (236 MIL) L INCLUDING JIG AND SCOPE (a) 3.0V GND < Equivalent to: THÉ VENIN EQUIVALENT (Commercial) 99 OUTPUT 2.08V=V Load Speed C Package L 5, ...
Page 6
Commercial Switching Characteristics PALCE22V10 Parameter Description t Input to Output PD [8] Propagation Delay t Input to Output EA [9] Enable Delay t Input to Output ER [10] Disable Delay t Clock to Output Delay CO t Input or ...
Page 7
Military and Industrial Switching Characteristics PALCE22V10 Parameter Description t Input to Output PD Propagation Delay t Input to Output Enable Delay EA t Input to Output Disable Delay ER t Clock to Output Delay CO t Input or Feedback Set-Up ...
Page 8
Switching Waveforms INPUTS I/O, REGISTERED FEEDBACK SYNCHRONOUS PRESET ASYNCHRONOUS RESET REGISTERED OUTPUTS COMBINATORIAL OUTPUTS [15] Power-Up Reset Waveform 10% POWER SUPPLY VOLTAGE REGISTERED ACTIVE LOW OUTPUTS CLOCK Document #: 38-03027 Rev ...
Page 9
Functional Logic Diagram for PALCE22V10 ...
Page 10
Ordering Information (mA) (ns) (ns) (ns) Ordering Code 130 PALCE22V10-5PC PALCE22V10-5JC 130 7 PALCE22V10-7JC PALCE22V10-7PC PALCE22V10-10JC PALCE22V10-10PC 150 PALCE22V10-10JI PALCE22V10-10PI ...
Page 11
Package Diagrams 24–Lead (300–Mil) CerDIP D14 MIL-STD-1835 D- 9 Config.A 24–Lead Rectangular Cerpack K73 MIL-STD-1835 F- 6 Config.A Document #: 38-03027 Rev. ** PALCE22V10 28–Lead Plastic Leaded Chip Carrier J64 28–Square Leadless Chip Carrier L64 MIL-STD-1835 C-4 Page 11 of ...
Page 12
Package Diagrams (continued) Document #: 38-03027 Rev. ** © Cypress Semiconductor Corporation, 1996. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in ...
Page 13
Document Title: PALCE22V10 Flash Erasable, Reprogrammable CMOS PAL® Device Document Number: 38-03027 Issue REV. ECN NO. Date ** 106372 07/11/01 Document #: 38-03027 Rev. ** Orig. of Change SZV Change from Spec Number: 38-00447 to 38-03027 PALCE22V10 Description of Change ...