LFE2M100SE-5FN1152C Lattice, LFE2M100SE-5FN1152C Datasheet - Page 23
LFE2M100SE-5FN1152C
Manufacturer Part Number
LFE2M100SE-5FN1152C
Description
IC FPGA 95KLUTS 1152FPBGA
Manufacturer
Lattice
Datasheet
1.LFE2M100SE-5FN900C.pdf
(386 pages)
Specifications of LFE2M100SE-5FN1152C
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2M100SE-5FN1152C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 23 of 386
- Download datasheet (4Mb)
Lattice Semiconductor
2. Write Through – A copy of the input data appears at the output of the same port during a write cycle. This mode
Memory Core Reset
The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchro-
nously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A
and Port B, respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associ-
ated resets for both ports are as shown in Figure 2-20.
Figure 2-20. Memory Core Reset
For further information about the sysMEM EBR block, please see the the list of additional technical documentation
at the end of this data sheet.
EBR Asynchronous Reset
EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the
reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-21. The GSR input to the
EBR is always asynchronous.
Figure 2-21. EBR Asynchronous Reset (Including GSR) Timing Diagram
If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after
the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f
release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.
is supported for all data widths.
GSRN
RSTA
RSTB
Programmable Disable
Reset
Clock
Clock
Enable
Memory Core
2-20
Output Data
L
L
D
D
Latches
CLR
CLR
SET
SET
Q
Q
LatticeECP2/M Family Data Sheet
Port A[17:0]
Port B[17:0]
MAX
(EBR clock). The reset
Architecture
Related parts for LFE2M100SE-5FN1152C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPGA 95KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 1152FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 1152FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 95K LUTs 416 S Ser Memory DSP 1.2V 7SPD
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 95K LUTs 416 S Ser Memory DSP 1.2V 5SPD
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array Mem DSP 1.2V 5Spd 95K LUTs 520 SERDES
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array Mem DSP 1.2V 6Spd 95K LUTs 520 SERDES
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array Mem DSP 1.2V 6Spd 95K LUTs 520 SERDES
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 95K LUTs 416 S Ser Memory DSP 1.2V 5SPD
Manufacturer:
Lattice