LFE2M100SE-5FN1152C Lattice, LFE2M100SE-5FN1152C Datasheet - Page 12
LFE2M100SE-5FN1152C
Manufacturer Part Number
LFE2M100SE-5FN1152C
Description
IC FPGA 95KLUTS 1152FPBGA
Manufacturer
Lattice
Datasheet
1.LFE2M100SE-5FN900C.pdf
(386 pages)
Specifications of LFE2M100SE-5FN1152C
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2M100SE-5FN1152C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 12 of 386
- Download datasheet (4Mb)
Lattice Semiconductor
Table 2-5. DLL Signals
DLLDELA Delay Block
Closely associated with each DLL is a DLLDELA block. This is a delay block consisting of a delay line with taps and
a selection scheme that selects one of the taps. The DCNTL[8:0] bus controls the delay of the CLKO signal. Typi-
cally this is the delay setting that the DLL uses to achieve phase alignment. This results in the delay providing a cal-
ibrated 90° phase shift that is useful in centering a clock in the middle of a data cycle for source synchronous data.
The CLKO signal feeds the edge clock network. Figure 2-7 shows the connections between the DLL block and the
DLLDELA delay block. For more information, please see the list of additional technical documentation at the end of
this data sheet.
Figure 2-7. DLLDELA Delay Block
PLL/DLL Cascading
LatticeECP2/M devices have been designed to allow certain combinations of PLL (GPLL and SPLL) and DLL cas-
cading. The allowable combinations are:
• PLL to PLL supported
• PLL to DLL supported
CLKI
CLKFB
RSTN
ALUHOLD
UDDCNTL
DCNTL[8:0]
CLKOP
CLKOS
LOCK
Signal
GDLLFB_PIO
CLKFB_CK
DLL_PIO
PLL_PIO
Routing
Routing
CLKOP
ECLK1
I/O
O
O
O
O
I
I
I
I
I
Clock input from external pin or routing
DLL feed input from DLL output, clock net, routing or external pin
Active low synchronous reset
Active high freezes the ALU
Synchronous enable signal (hold high for two cycles) from routing
Encoded digital control signals for PIC INDEL and slave delay calibration
The primary clock output
The secondary clock output with fine phase shift and/or division by 2 or by 4
Active high phase lock indicator
* Software selectable
*
*
*
CLKI
CLKFB
CLKI
DCNTL[8:0]
DLLDELA Delay Block
2-9
DLL Block
Description
LatticeECP2/M Family Data Sheet
CLKOP
CLKOS
LOCK
CLKO
Architecture
Related parts for LFE2M100SE-5FN1152C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPGA 95KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 1152FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 95KLUTS 1152FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 95K LUTs 416 S Ser Memory DSP 1.2V 7SPD
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 95K LUTs 416 S Ser Memory DSP 1.2V 5SPD
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array Mem DSP 1.2V 5Spd 95K LUTs 520 SERDES
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array Mem DSP 1.2V 6Spd 95K LUTs 520 SERDES
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array Mem DSP 1.2V 6Spd 95K LUTs 520 SERDES
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 95K LUTs 416 S Ser Memory DSP 1.2V 5SPD
Manufacturer:
Lattice