LMK03033CISQE National Semiconductor, LMK03033CISQE Datasheet
LMK03033CISQE
Specifications of LMK03033CISQE
Available stocks
Related parts for LMK03033CISQE
LMK03033CISQE Summary of contents
Page 1
... Medical ■ Test and Measurement ■ Military / Aerospace System Diagram TRI-STATE ® registered trademark of National Semiconductor Corporation. © 2010 National Semiconductor Corporation LMK03000 Family Features ■ Integrated VCO with very low phase noise floor ■ Integrated Integer-N PLL with outstanding normalized phase noise contribution of -224 dBc/Hz ■ ...
Page 2
Functional Block Diagram www.national.com 2 20211401 ...
Page 3
Connection Diagram 48-Pin LLP Package 3 20211402 www.national.com ...
Page 4
Pin Descriptions Pin # 13, 16, 19, 22, Vcc1, Vcc2, Vcc3, Vcc4, Vcc5, Vcc6, Vcc7, Vcc8, Vcc9, Vcc10, 26, 30, 31, 33, 37, 40 ...
Page 5
... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Parameter Power Supply Voltage Input Voltage Storage Temperature Range Lead Temperature (solder 4 s) Junction Temperature Recommended Operating Conditions Parameter Ambient Temperature Power Supply Voltage Note 1: " ...
Page 6
Electrical Characteristics ≤ ≤ ≤ (3.15 V Vcc 3.45 V, -40 ° most likely parametric norms at Vcc = 3 characterization and are not guaranteed). Symbol Parameter Power Supply Current I CC (Note ...
Page 7
Symbol Parameter f VCO Tuning Range Fout Allowable Temperature Drift for |Δ Continuous Lock Output Power Ω load driven by Fout p Fout (Note 10) K Fine Tuning Sensitivity (Note VCO Fout RMS Period Jitter ...
Page 8
Symbol Parameter Clock Distribution Section Jitter Additive RMS Jitter (Note ADD t CLKoutX to CLKoutY (Note SKEW V Differential Output Voltage OD Change in magnitude of V ΔV OD complementary output states V Output Offset Voltage OS Change in magnitude ...
Page 9
Symbol Parameter t Data to Clock Set Up Time CS t Data to Clock Hold Time CH t Clock Pulse Width High CWH t Clock Pulse Width Low CWL t Clock to Enable Set Up Time ES t Enable to ...
Page 10
Charge Pump Current Specification Definitions I1 = Charge Pump Sink Current Charge Pump Sink Current Charge Pump Sink Current Charge Pump Source Current Charge ...
Page 11
Typical Performance Characteristics LVDS Differential Output Voltage (V LVDS Output Buffer Noise Floor Delay Noise Floor (Adds to Output Noise Floor) Note 19) Note 17: These plots show performance at frequencies beyond what the part is guaranteed to operate at ...
Page 12
Functional Description The LMK03000 family of precision clock conditioners com- bine the functions of jitter cleaning/reconditioning, multiplica- tion, and distribution of a reference clock. The devices integrate a Voltage Controlled Oscillator (VCO), a high per- formance Integer-N Phase Locked ...
Page 13
CLKout OUTPUT STATES Each clock output may be individually enabled with the CLKoutX_EN bits. Each individual output enable control bit is gated with the Global Output Enable input pin (GOE) and the Global Output Enable bit (EN_CLKout_Global). All clock ...
Page 14
General Programming Information The LMK03000 family of devices are programmed using sev- eral 32-bit registers which control the device's operation. The registers consist of a data field and an address field. The last 4 register bits, ADDR[3:0] form the ...
Page 15
CLKout0_EN CLKout1_EN CLKout2_EN CLKout3_EN CLKout4_EN CLKout5_EN CLKout6_EN CLKout7_EN RESET Register 15 www.national.com ...
Page 16
DIV4 Vboost Register www.national.com POWERDOWN EN_CLKout_Global EN_Fout 16 ...
Page 17
REGISTER Registers R0 through R7 control the eight clock outputs. Reg- ister R0 controls CLKout0, Register R1 controls CLKout1, and so on. There is one additional bit in register R0 called RESET. Default Register Settings after ...
Page 18
CLKoutX_DLY[3:0] -- Clock Output Delays These bits control the delay stages for each clock output. In order for these delays to be active, the respective CLKoutX_MUX (See 2.3.2) bit must be set to either "Delayed" or "Divided and Delayed" ...
Page 19
VCO_R4_LF[2:0] -- Value for Internal Loop Filter Resistor R4 These bits control the R4 resistor value in the internal loop filter. The recommended setting for VCO_R4_LF[2: for optimum phase noise and jitter. VCO_R4_LF[2:0] R4 Value (kΩ) Low ...
Page 20
POWERDOWN bit -- Device Power Down This bit can power down the device. Enabling this bit powers down the entire device and all blocks, regardless of the state of any of the other bits or pins. POWERDOWN bit 0 ...
Page 21
Application Information 3.1 SYSTEM LEVEL DIAGRAM Figure 3 shows an LMK03000 family device used in a typical application. In this setup the clock may be multiplied, recon- ditioned, and redistributed. Both the OSCin/OSCin* and CLK- outX/CLKoutX* pins can be ...
Page 22
LOOP FILTER The internal charge pump is directly connected to the inte- grated loop filter components. The first and second pole of the loop filter are externally attached as shown in the loop filter is designed, it must be ...
Page 23
CURRENT CONSUMPTION / POWER DISSIPATION CALCULATIONS Due to the myriad of possible configurations the following ta- ble serves to provide enough information to allow the user to Table 3.5 - Block Current Consumption Block Condition Entire device, All outputs ...
Page 24
THERMAL MANAGEMENT Power consumption of the LMK03000 family of devices can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, ...
Page 25
FIGURE 7. Differential LVPECL Operation, DC Coupling FIGURE 8. Differential LVPECL Operation, DC Coupling, Thevenin Equivalent 3.7.2 Termination for AC Coupled Differential Operation AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver standards. ...
Page 26
Termination for Single-Ended Operation A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an unbalanced, single-ended signal possible to use an LVPECL driver as one or two separate ...
Page 27
OSCin INPUT In addition to LVDS and LVPECL inputs, OSCin can also be driven with a sine wave. The OSCin input can be driven sin- gle-ended or differentially with sine waves. The configurations for these are shown in Figure ...
Page 28
... GHz LMK03000DISQE LMK03000DISQ LMK03000DISQX LMK03001CISQ LMK03001CISQX LMK03001ISQ LMK03001ISQX 1.52 GHz LMK03001DISQE LMK03001DISQ LMK03001DISQX LMK03033CISQE LMK03033CISQ LMK03033CISQX 2 GHz LMK03033ISQE LMK03033ISQ LMK03033ISQX www.national.com inches (millimeters) unless otherwise noted Leadless Leadframe Package (Bottom View) 48 Pin LLP (SQA48A) Package Performance Grade 250 Unit Tape and Reel ...
Page 29
Notes 29 www.national.com ...
Page 30
... For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...