XRP7714ILB-0X1C-F Exar Corporation, XRP7714ILB-0X1C-F Datasheet
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
XRP7714ILB-0X1C-F
Specifications of XRP7714ILB-0X1C-F
Related parts for XRP7714ILB-0X1C-F
XRP7714ILB-0X1C-F Summary of contents
Page 1
... TYPICAL APPLICATION DIAGRAM VIN: 4.75 TO 25V LDO OUT AVDD 2 DVDD 3 GPIO0 GPIO0 4 GPIO1 GPIO1 5 GPIO2 GPIO2 6 GPIO3 GPIO3 7 SDA GPIO4_SDA I2C 8 SCL GPIO5_SCL 9 ENABLE ENABLE 10 DGND Exar Corporation 48720 Kato Road, Fremont CA 94538, USA APPLICATIONS • Multi Channel Power Supplies • Audio-Video Equipments • ...
Page 2
... VIN Supply Current Step Down Controllers Parameter VOUT Regulation Accuracy VOUT regulation range VOUT set point resolution VOUT set point resolution VOUT Input Current VOUT Input Resistance Note 2: Voltages above 5.1V can be obtained by using an external voltage divider. © 2011 Exar Corporation ...
Page 3
... Minimum On Time Dead Time Adjustment Step CLOCK IN Synchronization Range Maximum Duty Cycle 2 Note 2: The maximum duty cycle represents the maximum duty cycle commanded by the DPWM, is guaranteed by design, and internally set to ensure proper sampling of the current during the off-time. © 2011 Exar Corporation ...
Page 4
... Output Fall Time from V to IHMIN 20+0.1C V ILMAX Capacitance for each I/O Pin Note the capacitance of one bus Gate Drivers Parameter GH, GL Rise and Fall Time GH, GL Pull-up On-State Output Resistance GH, GL Pull-down On-State Output Resistance GH, GL Pull-down Off-State Output Resistance © 2011 Exar Corporation ...
Page 5
... BLOCK DIAGRAM VOUT1 PreScaler Vtar DAC VOUT2 PreScaler Vtar DAC VOUT3 VOUT4 VCC LDO VDD GPIO 0-3 GPIO SDA,SCL I2C © 2011 Exar Corporation Channel 1 Feedback Digital Hybrid ADC1/2 PID DPWM Isense1 SS & PD Channel 2 – Feedback Digital Hybrid ADC1/2 PID DPWM Isense2 SS & ...
Page 6
... Input for powering the internal digital logic. This pin should be connected to AVDD. DVDD 10 Digital Ground. Connect this pin to the ground plane at the exposed pad with a separate trace. DGND 11 Analog Ground. Connect this pin to the ground plane at the exposed pad with a separate trace AGND © 2011 Exar Corporation ...
Page 7
... J XRP7714ILB-0X18-F -40°C≤T ≤+125°C J XRP7714ILBTR-0X18-F -40°C≤T ≤+125°C J XRP7714ILB-0X1C-F -40°C≤T ≤+125°C J XRP7714ILBTR-0X1C-F -40°C≤T ≤+125°C J XRP7714 Evaluation Board XRP7714EVB “YY” = Year – “WW” = Work Week – “X” = Lot Number © ...
Page 8
... Fig. 6: 5Vin Efficiency: Single Channel 300kHz - Channels not in use are disabled FET: Si4944; Inductor: 744314xxx 7x7x5mm 100% 90% 80% 70% 60% 50 Output Current Amps Fig. 8: 12Vin Combined Efficiency 5V & 3V3 1V8 & 1V 300 kHz FET: FDS8984; Inductor: 744310200 7x7x3mm © 2011 Exar Corporation ...
Page 9
... VIN (V) Fig. 10: Shutdown Current 5.1V to 25V Fig. 12: Simultaneous Start-up CH1:3.3V, CH2:5V, CH3:1V, CH4:1.8V Fig. 14: Sequential Start-up CH1:3.3V, CH2:5V, CH3:1V, CH4:1.8V © 2011 Exar Corporation 2000 1800 1600 1400 1200 1000 ...
Page 10
... Shutdown=0.8V, 3A load OUT CH1:3.3V, CH2:5V, CH3:1V, CH4:1.8V 1.818 1.814 1.81 1.806 1.802 1.798 1.794 1.79 1.786 1.782 -40 - Ambient, Degrees C Fig. 18: Temperature Regulation 1.8V out (±1% Vout window) Fig. 20: Temperature and Voltage Regulation 1.8V out (±1% Vout window) © 2011 Exar Corporation ...
Page 11
... Packet Error Checking (PEC • 6 Configurable GPIO pins configured in several ways: − Fault reporting (including OCP, OVP, Temperature, Soft-Start in progress, Power Good) − Allows a Logic Level interface with other non-digital IC’ logic inputs to other devices © 2011 Exar Corporation ...
Page 12
... Enable pin. A 10kohm resistor and a 0.1uF are all that is required. If the system needs to externally control the Enable pin as well recommended that the Enable pin be pulled to ground using an open drain I/O. Using 3.3V active logic would back feed DVDD and exceed the maximum rated voltage of the pin. © 2011 Exar Corporation ...
Page 13
... When the Enable is asserted, the chip will power up and VCCA will regulate at 5.1V. If our device is sequenced properly, VCCA will achieve 5.1V then drop down to 4.6V and toggle back to 5.1V. See Figure 22 for an example. © 2011 Exar Corporation Q u ...
Page 14
... The dead time between the turn off of the low side MOSFET and the turn on of high side MOSFET is controlled by the SET_DT_RISE_CHx. On the other hand, the dead time between the turn off of high side MOSFET and the turn on of the low side MOSFET is controlled by SET_DT_FALL_CHx. The actual LSB of the registers is variable depending on the switching frequency. © 2011 Exar Corporation ...
Page 15
... The warning threshold is configurable Degrees C below the fault threshold. When the junction temperature reaches Degrees C below the user defined set point, the over- temperature warning bit [OTPW] gets set in the READ_OVV_UVLO_OVT_FLAG register to warn the user that the IC might go into an over temperature condition (and shutdown all of the regulators). © 2011 Exar Corporation ...
Page 16
... Fig. 23: External divider network for high output voltage Output Voltage Lower Than 0.9V The XRP7714 can be programmed to regulate an output voltage lower than 0.9V. However, in this case the specification of ±20mV output voltage accuracy is not guaranteed. © 2011 Exar Corporation ...
Page 17
... The SET_VIOUT_MAX_CHx register allows the warning flag threshold to be set 10mV, 20mV, 30mV or 40mV below VIOUT_MAX. The warning flag will be automatically cleared when the current drops below the warning threshold. © 2011 Exar Corporation ...
Page 18
... Bits [15:10] specify the delay after enabling a channel but before outputting pulses; where each bit represents 250µs steps. Bits [9:0] specify the rise time of the channel; these 10 bits define the number of microseconds for each 50mV increment to reach the target voltage. Enable Signal Vout © 2011 Exar Corporation ...
Page 19
... SET_SW_FREQUENCY register. Bits [6:4] set the oscillator frequency and bits [2:0] set the clock divider. The tables below summarize the available Main Oscillator and PWM switching frequency settings in the XRP7714. Main Oscillator Frequency SET_SW_FREQUENCY[6:4] Main Oscillator Frequency Ts © 2011 Exar Corporation ...
Page 20
... MOSFET is on, this depends on the frequency of the main oscillator and the selected PWM frequency best to choose the highest main oscillator frequency available for any specific PWM frequency. The maximum duty cycle for each PWM frequency is shown in the table below: Maximum Duty Cycle 78% 86% 84% 89% 88% 88% 86% © 2011 Exar Corporation ...
Page 21
... IC will run on the internal clock that was specified by the user. If the external clock fails the user can chose to have the internal clock take over, using the automatic switch back mode in the SET_SYNC_MODE_CONFIG register. © 2011 Exar Corporation Q u ...
Page 22
... Slave unit section of this document. either the external clock going to both Master/Slave CLK_IN, or CLK_IN can go to the Master, and the Master can synchronize SYNC_OUT and CLK_OUT to the Slave. CLK_IN Fig. 29: External Clock Synchronization Master Slave Combination © 2011 Exar Corporation ...
Page 23
... The GPIO pins can be configured as Power Good indicators for one or more rails. The GPIO pin is asserted when all rails configured for this specific IO are within specified limits for regulation. This information can also be found in the READ_PWRGD_SS_FLAG status register. © 2011 Exar Corporation Q u ...
Page 24
... The 7-bit address plus the R/W bit create an 8-bit data value that is sent on the bus. The XRP7714ILB-0X10-F has data value of 0x20 and read by sending a data value of 0x21. This reflects the address being shifted one bit to the left and the least significant bit being set to reflect a read or write operation in order to stuff the byte correctly ...
Page 25
... L is the output inductance I2 is the step load high current I1 is the step load low current Vos is output voltage including the overshoot Vout is the steady state output voltage Or it can be expressed approximately by ∆ − V Here, is the overshoot voltage deviation. os out © 2011 Exar Corporation ...
Page 26
... In general, the total input voltage ripple should be kept below 1.5% of VIN. The input voltage ripple also has two major components: the voltage drop on the main capacitor voltage drop due to ESR - calculated from: Total input voltage ripple is the sum of the above: © 2011 Exar Corporation ...
Page 27
... Low Side MOSFET Conducted Loss: The MOSFET’s junction temperature can be estimated from: This assumes that the switching loss is the same as the conduction loss. thermal resistance from junction to ambient AYOUT UIDELINES Refer to application note ANP-32 “Practical Layout Guidelines for Power © 2011 Exar Corporation ...
Page 28
... PACKAGE SPECIFICATION © 2011 Exar Corporation 28/ 40-PIN 6MMX6MM TQFN Rev. 1.1 ...
Page 29
... While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized ...