LFXP15C-5FN388C Lattice, LFXP15C-5FN388C Datasheet - Page 367
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFXP15C-5FN388C
Manufacturer Part Number
LFXP15C-5FN388C
Description
IC FPGA 15.5KLUTS 268I/O 388-BGA
Manufacturer
Lattice
Datasheet
1.LFXP3C-3T100C.pdf
(397 pages)
Specifications of LFXP15C-5FN388C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP15C-5FN388C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 367 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
Hold Calculation
Therefore:
Isolating the board delays, we get:
Conclusion: To meet set-up and hold timings of command signals, board delay of command signals ddr_clk and
ddr_clk_n should be:
Board Design Guidelines
• The ddr_clk and ddr_clk_n pads should be placed adjacent to each other in the FPGA to get similar
• The ddr_clk and ddr_clk_n trace delays on the board should be matched.
• The DQ trace delays can be calculated using the following formula, for memory reads:
• The DQ and DQS trace lengths should be balanced and matching to get maximum set-up/hold time during
• The address and control signals for the DDR SDRAM are generated on the negative edge of the FPGA
• As shown in Figure 18-1, both FPGA internal clock and ddr_clk are generated by a single PLL. It may be
internal FPGA delays.
t
t
memory writes.
clock. The trace lengths for address and control lines are calculated using following equation:
-t
difficult to meet read data Set-up and hold timing with a single PLL. As shown in Figure 18-5, a two-PLL
clocking scheme is proposed to meet read data set-up and hold timing. Adjusting feedback delay of PLL2
can control delay of pll_mclk. Increasing delay on pll_mclk can increase the read set-up margin but it
also decreases the hold margin. To get better timing, skew between ddr_clk and pll_mclk has to be
minimized.
SKEW
DDR_CLK
Min Delay of command signals Data to DDR = t
Min Delay of Clock to DDR = t
To meet hold time at DDR memory, Data Delay - Clock Delay > 0
t
t
t
t
t
-3.709 ns < (t
CCTRL
BDCTRL
BDCTRL
BDCTRL
BDCTRL
CCTRL
+ t
(min) + t
- t
- t
- t
- t
- t
FDH
+ t
CK
BDC
BDC
BDC
BDC
FPGA_CLK
* 1/2 + t
- t
BDCTRL
> - t
> -2.147 - 3.75 + (1.138) + 0.3 + 0.75
> -3.709
> -3.709 ns
AC
BDCTRL
(min) - t
CCTRL
DDR_CLK
- t
+ t
BDC
(min) - t
PD
CK
) < 0.336 ns
- t
+ t
* 1/2 - t
DDR_CLK
SKEW
DDR_CLK
CK
* 1/2 + t
DDR_CLK
+ t
+ t
DH
(min) + t
FPGA_CLK
< (t
DDR_CLK
(min) - t
BDCTRL
BDC
18-7
CCTRL
< (t
(min) + t
+ t
BDC
- t
BDD
BDC
SKEW
(min) + t
- t
for the DDR SDRAM Controller IP Core
+ t
) < t
SKEW
+ t
SKEW
BDC
DDR_CLK
DH
- t
BDCTRL
) < (t
DH
+ t
DH
CK
> 0
+ t
+ t
* 1/2) - t
CK
CK
Board Timing Guidelines
* 1/2 - t
* 1/2
SKEW
SKEW
- t
FDS
- t
DS
- t
AC
- t
CCTRL
(max) - t
+ t
BDC
PD
-
Related parts for LFXP15C-5FN388C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP15C-5F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 1.8/2.5/3 .3V -5 Spd
Manufacturer:
Lattice
![LFXP15C-5F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 188 IO 1. 8/2.5/3.3V -5 Spd
Manufacturer:
Lattice
![LFXP15C-5F388C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 268 IO 1. 8/2.5/3.3V -5 Spd
Manufacturer:
Lattice
![LFXP15C-3FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTS 188 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP15C-3F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 15000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP15C-3FN388C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 15000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 388-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP15C-4FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 15000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP15C-3FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.5KLUTS 300I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP15C-3F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.5KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP15C-4FN388C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.5KLUTS 268I/O 388-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP15C-4F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.5KLUTS 300I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP15C-4FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.5KLUTS 300I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP15C-4FN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.5KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet: