DK-SI-5SGXEA7/ES Altera, DK-SI-5SGXEA7/ES Datasheet - Page 493
DK-SI-5SGXEA7/ES
Manufacturer Part Number
DK-SI-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-SI-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2724
- Current page: 493 of 530
- Download datasheet (16Mb)
Chapter 4: Transceiver Protocol Configurations in Stratix V Devices
XAUI
XAUI
May 2011 Altera Corporation
f
1
To enable the use of the ATX PLL, a minimum base data rate of 2.5 Gbps must be
selected in the Custom PHY IP GIGE Preset to generate the 1.25 GHz clock for each
of the GIGE transceiver channel local clock dividers. In addition, the ATX PLL must
also be selected in the Quartus II Assignment Editor.
Figure 4–27. Channel Placement Guidelines in a GIGE Configuration
This section describes XAUI link implementation using Stratix V transceivers. It
provides the transceiver channel datapath description, clocking, and channel
placement guidelines when configured in a XAUI configuration.
In the MegaWizard Plug-In Manager, you can implement a XAUI link. Under
Ethernet in the Interfaces menu, select the XAUI PHY IP core. Currently, the XAUI
PHY IP core implements the XAUI PCS in soft logic.
For more information about the XAUI PHY IP core, see the
Core User
Within a Transceiver Bank:
When you use a CMU PLL:
Guide.
GIGE Ch 3
GIGE Ch 2
GIGE Ch 1
GIGE Ch 0
GIGE Ch 2
GIGE Ch 1
GIGE Ch 0
GIGE Ch 4
CMU PLL
GIGE Ch 3
GIGE Ch 4
CMU PLL
When you use an ATX PLL:
Within a Transceiver Bank:
Stratix V Device Handbook Volume 3: Transceivers
GIGE Ch 4
GIGE Ch 3
GIGE Ch 2
GIGE Ch 1
GIGE Ch 0
GIGE Ch 5
GIGE Ch 2
GIGE Ch 1
GIGE Ch 0
GIGE Ch 5
GIGE Ch 4
GIGE Ch 3
Altera Transceiver PHY IP
4–37
Related parts for DK-SI-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: