DK-SI-5SGXEA7/ES Altera, DK-SI-5SGXEA7/ES Datasheet - Page 421
DK-SI-5SGXEA7/ES
Manufacturer Part Number
DK-SI-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-SI-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2724
- Current page: 421 of 530
- Download datasheet (16Mb)
Chapter 2: Transceiver Clocking in Stratix V Devices
Internal Clocking
May 2011 Altera Corporation
Transmitter Clock Network
1
Figure 2–5. Internal Clocking
The reference clock from one of the sources shown in
a transmit PLL. The transmit PLL could be either a CMU PLL or an ATX PLL. The
transmit PLL generates a serial clock that is distributed using a transmitter clock
network to the transceiver channels.
Clocking described in this section is internal to the transceiver, and clock routing is
primarily performed by the Quartus II software based on the transceiver
configuration selected.
The transmitter clock network routes the clock from the transmit PLL to the
transmitter channel (as shown in
transmitter channel:
■
■
Stratix V transceivers support various non-bonded and bonded transceiver clocking
configurations. If you use a bonded configuration, both the serial clock and parallel
clock are routed from the transmit PLL to the transmitter channel. If you use a
non-bonded configuration, then only the serial clock is routed from the transmit PLL
to the transmitter channel and the parallel clock is generated by the local clock divider
or central clock divider of each channel.
Serial clock—high-speed clock for the serializer
Parallel clock—low-speed clock for the serializer and the PCS
×1
Clock Lines
×6
Transmit
PLL
×N
Transmitter
Network
Clock
A
Figure
2–5) and provides two clocks to the
Transceiver Channel
Transceiver Channel
Transmitter
Transmitter
Receiver
Receiver
Stratix V Device Handbook Volume 3: Transceivers
C
B
Figure 2–2 on page 2–2
Reference Clock
Reference Clock
Input
Input
CDR
CDR
tx_serial_data
rx_serial_data
tx_serial_data
rx_serial_data
is fed to
2–5
Related parts for DK-SI-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: