DS1877T+ Maxim Integrated Products, DS1877T+ Datasheet - Page 45

no-image

DS1877T+

Manufacturer Part Number
DS1877T+
Description
IC CTLR/MON SFP 1-2CH 28TQFN
Manufacturer
Maxim Integrated Products
Type
SFP+ Controllerr
Datasheet

Specifications of DS1877T+

Input Type
Logic
Output Type
Logic
Interface
I²C
Current - Supply
2.5mA
Mounting Type
Surface Mount
Package / Case
28-WFQFN exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
90-1877T+000
Table 02h, Register 87h: DEVICE VER
Table 02h, Register 88h: CNFGA
88h
87h
FACTORY DEFAULT
READ ACCESS
WRITE ACCESS
A2h AND B2h MEMORY
MEMORY TYPE
RESERVED
BITS 7:5, 1
FACTORY DEFAULT
READ ACCESS
WRITE ACCESS
MEMORY TYPE
Hardwired connections to show the device version.
BIT 7
BIT 4
BIT 3
BIT 2
BIT 0
BIT 7
RESERVED
ASEL: Address select.
0 = (default) Device address is A2h for receiver 1 and B2h for receiver 2.
1 = DEVICE ADDRESS byte (Table 02h, Register 8Bh) is used as the device address for receiver
1. Receiver 2 remains at B2h.
MASK:
0 = (default) Alarm-enable row exists at Table 01h, Registers F8h–FFh. Table 05h, Registers F8h–
FFh are empty.
1 = Alarm-enable row exists at Table 05h, Registers F8h–FFh. Table 01h, Registers F8h–FFh are
empty.
INVRSOUT: Allow for inversion of the RSELOUT pin (see Figure 11).
0 = (default) RSELOUT is not inverted.
1 = RSELOUT is inverted.
INVLOSOUT: Allow for inversion of signal driven to the LOSOUT output pin.
0 = (default) LOSOUT is not inverted.
1 = LOSOUT signal is inverted.
RESERVED
SFP Controller for Dual Rx Interface
C0h
PW2 or (PW1 and RWTBL2) or (PW1 and RTBL2)
PW2 or (PW1 and RWTBL2)
Common A2h and B2h memory locations
Nonvolatile (SEE)
RESERVED
DEVICE VERSION
PW2 or (PW1 and RWTBL2) or (PW1 and RTBL2)
N/A
ROM
ASEL
DEVICE VERSION
MASK
INVRSOUT
RESERVED
INVLOSOUT
BIT 0
BIT 0
45

Related parts for DS1877T+