AT87C52X2-3CSUV Atmel, AT87C52X2-3CSUV Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT87C52X2-3CSUV
Manufacturer Part Number
AT87C52X2-3CSUV
Description
Microcontrollers (MCU) Microcontroller
Manufacturer
Atmel
Datasheet
1.AT87C52X2-3CSUV.pdf
(55 pages)
Specifications of AT87C52X2-3CSUV
Data Bus Width
8 bit
Program Memory Type
EPROM
Program Memory Size
8 KB
Data Ram Size
256 B
Interface Type
UART
Maximum Clock Frequency
30 MHz
Number Of Programmable I/os
32
Number Of Timers
3 bit
Operating Supply Voltage
5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
Through Hole
Package / Case
PDIL-40
Minimum Operating Temperature
0 C
Lead Free Status / Rohs Status
No
4184I–8051–02/08
are received simultaneously, an internal polling sequence determines which request is
serviced. Thus within each priority level there is a second priority structure determined
by the polling sequence.
Table 12. IE Register
IE - Interrupt Enable Register (A8h)
Reset Value = 0X00 0000b
Bit addressable
Number
Bit
EA
7
6
5
4
3
2
1
0
7
Mnemonic Description
ET2
ET1
EX1
ET0
EX0
Bit
EA
ES
-
6
-
Enable All interrupt bit
Clear to disable all interrupts.
Set to enable all interrupts.
If EA=1, each interrupt source is individually enabled or disabled by setting or
clearing its own interrupt enable bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Timer 2 overflow interrupt Enable bit
Clear to disable timer 2 overflow interrupt.
Set to enable timer 2 overflow interrupt.
Serial port Enable bit
Clear to disable serial port interrupt.
Set to enable serial port interrupt.
Timer 1 overflow interrupt Enable bit
Clear to disable timer 1 overflow interrupt.
Set to enable timer 1 overflow interrupt.
External interrupt 1 Enable bit
Clear to disable external interrupt 1.
Set to enable external interrupt 1.
Timer 0 overflow interrupt Enable bit
Clear to disable timer 0 overflow interrupt.
Set to enable timer 0 overflow interrupt.
External interrupt 0 Enable bit
Clear to disable external interrupt 0.
Set to enable external interrupt 0.
ET2
5
ES
4
ET1
3
EX1
2
ET0
1
EX0
0
23