PIC16LF1826-I/SS Microchip Technology Inc., PIC16LF1826-I/SS Datasheet - Page 247
PIC16LF1826-I/SS
Manufacturer Part Number
PIC16LF1826-I/SS
Description
3.5 KB Flash, 256 bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, n
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F1826-ISO.pdf
(406 pages)
Specifications of PIC16LF1826-I/SS
A/d Inputs
12-Channel, 10-Bit
Comparators
2
Cpu Speed
8 MIPS
Eeprom Memory
256 Bytes
Input Output
16
Interface
I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
18-pin SSOP
Programmable Memory
3.5K Bytes
Ram Size
256 Bytes
Speed
32 MHz
Temperature Range
–40 to 125 °C
Timers
2-8-bit, 1-16-bit
Voltage, Range
1.8-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
- Current page: 247 of 406
- Download datasheet (4Mb)
25.5.2
When the R/W bit of a matching received address byte
is clear, the R/W bit of the SSPxSTAT register is
cleared. The received address is loaded into the SSPx-
BUF register and acknowledged.
When the overflow condition exists for a received
address, then not Acknowledge is given. An overflow
condition is defined as either bit BF of the SSPxSTAT
register is set, or bit SSPxOV of the SSPxCON1 regis-
ter is set. The BOEN bit of the SSPxCON3 register
modifies this operation. For more information see
Register
An MSSPx interrupt is generated for each transferred
data byte. Flag bit, SSPxIF, must be cleared by soft-
ware.
When the SEN bit of the SSPxCON2 register is set,
SCLx will be held low (clock stretch) following each
received byte. The clock must be released by setting
the CKP bit of the SSPxCON1 register, except
sometimes in 10-bit mode. See
Master Mode”
25.5.2.1
This section describes a standard sequence of events
for the MSSPx module configured as an I
7-bit Addressing mode. All decisions made by hard-
ware or software and their effect on reception.
Figure 25-13
reference for this description.
This is a step by step process of what typically must
be done to accomplish I
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Software clears SSPxIF.
11. Software reads the received byte from SSPx-
12. Steps 8-12 are repeated for all received bytes
13. Master sends Stop condition, setting P bit of
2011 Microchip Technology Inc.
Start bit detected.
S bit of SSPxSTAT is set; SSPxIF is set if inter-
rupt on Start detect is enabled.
Matching address with R/W bit clear is received.
The slave pulls SDAx low sending an ACK to the
master, and sets SSPxIF bit.
Software clears the SSPxIF bit.
Software reads received address from SSPx-
BUF clearing the BF flag.
If SEN = 1; Slave software sets CKP bit to
release the SCLx line.
The master clocks out a data byte.
Slave drives SDAx low sending an ACK to the
master, and sets SSPxIF bit.
BUF clearing BF.
from the Master.
SSPxSTAT, and the bus goes Idle.
25-4.
SLAVE RECEPTION
7-bit Addressing Reception
and
for more detail.
Figure 25-14
2
C communication.
is used as a visual
Section 25.2.3 “SPI
2
C Slave in
25.5.2.2
Slave device reception with AHEN and DHEN set
operate the same as without these options with extra
interrupts and clock stretching added after the 8th fall-
ing edge of SCLx. These additional interrupts allow the
slave software to decide whether it wants to ACK the
receive address or data byte, rather than the hard-
ware. This functionality adds support for PMBus™ that
was not present on previous versions of this module.
This list describes the steps that need to be taken by
slave software to use these options for I
cation.
address and data holding.
operation with the SEN bit of the SSPxCON2 register
set.
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Slave clears SSPxIF.
11. SSPxIF set and CKP cleared after 8th falling
12. Slave looks at ACKTIM bit of SSPxCON3 to
13. Slave reads the received data from SSPxBUF
14. Steps 7-14 are the same for each received data
15. Communication is ended by either the slave
Note: SSPxIF is still set after the 9th falling edge of
S bit of SSPxSTAT is set; SSPxIF is set if inter-
rupt on Start detect is enabled.
Matching address with R/W bit clear is clocked
in. SSPxIF is set and CKP cleared after the 8th
falling edge of SCLx.
Slave clears the SSPxIF.
Slave can look at the ACKTIM bit of the
SSPxCON3 register to determine if the SSPxIF
was after or before the ACK.
Slave reads the address value from SSPxBUF,
clearing the BF flag.
Slave sets ACK value clocked out to the master
by setting ACKDT.
Slave releases the clock by setting CKP.
SSPxIF is set after an ACK, not after a NACK.
If SEN = 1 the slave hardware will stretch the
clock after the ACK.
edge of SCLx for a received data byte.
determine the source of the interrupt.
clearing BF.
byte.
sending an ACK = 1, or the master sending a
Stop condition. If a Stop is sent and Interrupt on
Stop Detect is disabled, the slave will only know
by polling the P bit of the SSTSTAT register.
Figure 25-15
PIC16(L)F1826/27
SCLx even if there is no clock stretching and
BF has been cleared. Only if NACK is sent
to Master is SSPxIF not set
7-bit Reception with AHEN and DHEN
displays a module using both
Figure 25-16
DS41391D-page 247
2
includes the
C commun-
Related parts for PIC16LF1826-I/SS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, DIP-18
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 20MHZ, TQFP-44
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
7 KB Flash, 384 Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Nan
Manufacturer:
Microchip Technology
Part Number:
Description:
14KB Flash, 512B RAM, LCD, 11x10b ADC, EUSART, NanoWatt XLP 28 SOIC .300in T/R
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
14KB Flash, 512B RAM, LCD, 11x10b ADC, EUSART, NanoWatt XLP 28 SSOP .209in T/R
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SSOP
Manufacturer:
Microchip Technology
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SOIC
Manufacturer:
Microchip Technology
Part Number:
Description:
MCU PIC 512B FLASH XLP 28-UQFN
Manufacturer:
Microchip Technology
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SPDIP
Manufacturer:
Microchip Technology
Part Number:
Description:
MCU 7KB FLASH 256B RAM 40-UQFN
Manufacturer:
Microchip Technology
Part Number:
Description:
MCU 7KB FLASH 256B RAM 44-TQFP
Manufacturer:
Microchip Technology
Part Number:
Description:
MCU 14KB FLASH 1KB RAM 28-UQFN
Manufacturer:
Microchip Technology
Part Number:
Description:
MCU PIC 14KB FLASH XLP 40-UQFN
Manufacturer:
Microchip Technology