ICS1893CFLF IDT, Integrated Device Technology Inc, ICS1893CFLF Datasheet - Page 22
![PHYCEIVER LOW PWR 3.3V 48-SSOP](/photos/6/88/68806/ics1893cflf_sml.jpg)
ICS1893CFLF
Manufacturer Part Number
ICS1893CFLF
Description
PHYCEIVER LOW PWR 3.3V 48-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Datasheet
1.ICS1893CFLFT.pdf
(127 pages)
Specifications of ICS1893CFLF
Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
48-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
1893CFLF
800-1021
800-1021
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS1893CFLF
Manufacturer:
IDT
Quantity:
420
Company:
Part Number:
ICS1893CFLF
Manufacturer:
HARVATEK
Quantity:
456
Part Number:
ICS1893CFLF
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ICS1893CFLFT
Manufacturer:
IDT
Quantity:
20 000
5.5 Status Interface
ICS1893CF, Rev. K, 05/13/10
The ICS1893CF provides five multi-function configuration pins that report the results of continual link
monitoring by providing signals that are intended for driving LEDs. (For the pin numbers, see Table 8.6.)
Table 5-3. Pins for Monitoring the Data Link
Note:
1. During either a power-on reset or a hardware reset, each multi-function configuration pin is an input
2. A software reset does not affect the state of a multi-function configuration pin. During a software reset,
3. Each multi-function configuration pin must be pulled either up or down with a resistor to establish the
4. As outputs, the asserted state of a multi-function configuration pin is the inverse of the sense sampled
5. Adding 10KΩ resistors across the LEDs ensures the PHY address is fully defined during slow VDD
6. PHY address 00 tri-states the MII interface. (Do not select PHY address 00 unless you want the MII
P0AC
P1CL
P2LI
P3TD
P4RD
that is sampled when the ICS1893CF exits the reset state. After sampling is complete, these pins are
output pins that can drive status LEDs.
all multi-function configuration pins are outputs.
address of the ICS1893CF. LEDs may be placed in series with these resistors to provide a designated
status indicator as described in Table 5-3. Use 1KΩ resistors.
Caution:
during reset. This inversion provides a signal that can illuminate an LED during an asserted state. For
example, if a multi-function configuration pin is pulled down to ground through an LED and a
current-limiting resistor, then the sampled sense of the input is low. To illuminate this LED for the
asserted state, the output is driven high.
power-ramp conditions.
tri-stated.)
Pin
ICS1893CF Data Sheet - Release
AC (Link Activity) LED
CL (Collisions) LED
LI (Link Integrity) LED
TD (Transmit Data) LED
RD (Receive Data) LED
LED Driven by the Pin’s Output Signal
All pins listed in Table 5-3 must not float.
Copyright © 2009, Integrated Device Technology, Inc.
All rights reserved.
22
Chapter 5 Interface Overviews
May, 2010