ISP1161A1BM ST-Ericsson Inc, ISP1161A1BM Datasheet - Page 70

no-image

ISP1161A1BM

Manufacturer Part Number
ISP1161A1BM
Description
IC USB HOST/DEVICE CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1161A1BM

Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1163
ISP1161A1BM,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1161A1BM
Manufacturer:
NXP
Quantity:
513
Part Number:
ISP1161A1BM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161A1BMGA
Manufacturer:
EPCOS
Quantity:
6 700
Part Number:
ISP1161A1BMGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Company:
Part Number:
ISP1161A1BMGA
Quantity:
3 000
Part Number:
ISP1161A1BMUM
Manufacturer:
LUMEX
Quantity:
12 000
Part Number:
ISP1161A1BMUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
Table 44:
9397 750 13961
Product data
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Hc PInterruptEnable register: bit allocation
reserved
R/W
15
7
0
10.4.5 Hc PInterruptEnable register (R/W: 25H/A5H)
ClkReady
Table 43:
The bits 6:0 in this register are the same as those in the Hc PInterrupt register. They
are used together with bit 0 of the HcHardwareConfiguration register to enable or
disable the bits in the Hc PInterrupt register.
At power-on, all bits in this register are masked with logic 0. This means no interrupt
request output on the interrupt pin INT1 can be generated.
When the bit is set to logic 1, the interrupt for the bit is not masked but enabled.
Code (Hex): 25 — read
Code (Hex): A5 — write
Table 45:
Bit
1
0
Bit
15 to 7
6
R/W
14
6
0
Hc PInterrupt register: bit description
Hc PInterruptEnable register: bit description
Suspended
Symbol
ATLInt
SOFITLInt
Symbol
-
ClkReady
Enable
R/W
HC
13
5
0
Rev. 03 — 23 December 2004
Description
0 — no event
1 — implies that the microprocessor must read ATL data from
the HC. This requires that the HcBufferStatus register must first be
read. The time for this interrupt depends on the number of clocks
bit set for USB activities in each ms.
0 — no event
1 — implies that SOF indicates the 1 ms mark. The ITL buffer that
the HC has handled must be read. To know the ITL buffer status,
the HcBufferStatus register must first be read. This is for the
microprocessor to get ISO data to or from the HC. For more
information, see the 6th paragraph in
Description
reserved
0 — power-up value
1 — enables Clkready interrupt
Interrupt
Enable
OPR
R/W
12
4
0
reserved
R/W
00H
reserved
USB single-chip host and device controller
R/W
11
3
0
…continued
Interrupt
Enable
EOT
R/W
10
2
0
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Section
ISP1161A1
Interrupt
Enable
R/W
ATL
9.5.
9
1
0
Interrupt
Enable
SOF
R/W
69 of 136
8
0
0

Related parts for ISP1161A1BM