ISP1161A1BM ST-Ericsson Inc, ISP1161A1BM Datasheet - Page 43

no-image

ISP1161A1BM

Manufacturer Part Number
ISP1161A1BM
Description
IC USB HOST/DEVICE CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1161A1BM

Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1163
ISP1161A1BM,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1161A1BM
Manufacturer:
NXP
Quantity:
513
Part Number:
ISP1161A1BM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161A1BMGA
Manufacturer:
EPCOS
Quantity:
6 700
Part Number:
ISP1161A1BMGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Company:
Part Number:
ISP1161A1BMGA
Quantity:
3 000
Part Number:
ISP1161A1BMUM
Manufacturer:
LUMEX
Quantity:
12 000
Part Number:
ISP1161A1BMUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
9397 750 13961
Product data
Fig 37. ISP1161A1 suspend and resume clock scheme.
REGULATOR
VOLTAGE
XOSC
9.9.2 HC wake-up from suspended state
On
On
In the suspended state, the device will consume considerably less power by turning
off the internal 48 MHz clock, PLL and crystal, and setting the internal regulator to
power-down mode. The ISP1161A1 suspend and resume clock scheme is shown in
Figure
Remark: The ISP1161A1 can only be put into a fully suspended state only after both
the HC and the DC go into the suspend state. At this point, the crystal can be turned
off and the internal regulator can be put into power-down mode.
Pin H_SUSPEND is the sensing output pin for the HC’s suspended state. When
the HC goes into the USBSuspend state, this pin will output a HIGH level (logic 1).
This pin is cleared to LOW (logic 0) level only when the HC is put into a USBReset
state or USBOperational state (refer to the HcControl register bits 7 to 6, 01H to read,
81H to write). Bit 11, SuspendClkNotStop, of the HcHardwareConfiguration register
(20H to read, A0H to write), defines if the HC internal clock is stopped or kept running
when the HC goes into the USBSuspend state. After the HC enters the USBSuspend
state for 1.3 ms, the internal clock will be stopped if bit SuspendClkNotStop is logic 0.
There are three methods to wake up the HC from the USBSuspend state: hardware
wake-up, software wake-up, and USB bus resume. They are described as follows:
Wake-up by pin H_WAKEUP:
hardware wake-up, a way of remote wake-up control for the HC without the need to
access the HC internal registers. H_WAKEUP is an external wake-up control input
pin for the HC. After the HC goes into the USBSuspend state, it can be woken up by
sending a HIGH level pulse to pin H_WAKEUP. This will turn on the HC’s internal
clock, and set bit 6, ClkReady, of the Hc PInterrupt register (24H to read, A4H to
write). Under the USBSuspend state, once pin H_WAKEUP goes HIGH, after 160 s,
the internal clock will be up. If pin H_WAKEUP continues to be HIGH, then the
internal clock will be kept running, and the microprocessor can set the HC into the
USBOperational state during this time. If H_WAKEUP goes LOW for more than
1.14 ms, the internal clock stops, and the HC goes back into the USBSuspend state.
XOSC_6MHz
(to DC PLL)
DC_EnableClock
37.
On
Rev. 03 — 23 December 2004
HC PLL
PLL_ClkOut
PLL_Lock
HC_EnableClock
HC_RawClk48M
bit 11 (SuspendClkNotStop)
Pins H_SUSPEND and H_WAKEUP provide
HC_ClkOk
USB single-chip host and device controller
H_Wakeup (pin)
HcHardware Configuration
SWITCH
DIGITAL
CLOCK
On
HC_Clk48MOut
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
HC_NeedClock
CS (pin)
ISP1161A1
CORE
MGT958
HC
42 of 136

Related parts for ISP1161A1BM